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SUMMARY
The main objective of this research is to predict the wirelength, area, delay, and
power of multi-granularity three-dimensional integratedcircuits (3D ICs), to develop phys-
ical design methodologies and algorithms for the design of multi-granularity 3D ICs, and
to investigate the impact of through-silicon vias (TSVs) onthe quality of 3D ICs. This
dissertation supports these objectives by addressing six re ea ch topics. The first pertains
to analytical models that predict the interconnects of multi-granularity 3D ICs, and the sec-
ond focuses on the development of analytical models of the capacitive coupling of TSVs.
The third and the fourth topics present design methodologies and algorithms for the design
of gate- and block-level 3D ICs, and the fifth topic pertains tothe impact of TSVs on the
quality of 3D ICs. The final topic addresses topography variation in 3D ICs.
The first section of this dissertation presents TSV-aware interconnect prediction mod-
els for multi-granularity 3D ICs. As previous interconnect prediction models for 3D ICs
did not take TSV area into account, they were not capable of predicting many important
characteristics of 3D ICs related to TSVs. This section will present several previous in-
terconnect prediction models that have been improved so that the area occupied by TSVs
is taken into account. The new models show numerous important predictions such as the
existence of the number of TSVs minimizing wirelength.
The second section presents fast estimation of capacitive coupling of TSVs and wires.
Since TSV-to-TSV and TSV-to-wire coupling capacitance is dependent on their relative
locations, fast estimation of the coupling capacitance of aTSV is essential for the timing
optimization of 3D ICs. Simulation results show that the analytical models presented in this
section are sufficiently accurate for use at various design steps that requirthe computation
of TSV capacitance.
The third and fourth sections present design methodologiesand algorithms for gate- and
block-level 3D ICs. One of the biggest differences in the design of 2D and 3D ICs is that
xviii
the latter requires TSV insertion. Since no widely-accepted d sign methodology designates
when, where, and how TSVs are inserted, this work develops and presents several design
methodologies for gate- and block-level 3D ICs and physical design algorithms supporting
them. Simulation results based on GDSII-level layouts validate the design methodologies
and present evidence of their effectiveness.
The fifth section explores the impact of TSVs on the quality of3D ICs. As TSVs
become smaller, devices are shrinking, too. Since the relativ size of TSVs and devices is
more critical to the quality of 3D ICs than the absolute size ofTSVs and devices, TSVs and
devices should be taken into account in the study of the impact of TSVs on the quality of
3D ICs. In this section, current and future TSVs and devices arcombined to produce 3D
IC layouts and the impact of TSVs on the quality of 3D ICs is investigated.
The final section investigates topography variation in 3D ICs. Since landing pads fab-
ricated in the bottommost metal layer are attached to TSVs, they are larger than TSVs, so
they could result in serious topography variation. Therefore, topography variation, espe-
cially in the bottommost metal layer, is investigated and two layout optimization techniques
are applied to a global placement algorithm that minimizes th topography variation of the




The ever increasing demand for high performance integratedcircuits (ICs) has led academia
and industry to develop a variety of new technologies for faster devices, more dense integra-
tion of transistors, and faster signal transmission. Amongthe various promising technolo-
gies, such as graphene, on-chip optical interconnects, andextreme ultraviolet lithography,
the three-dimensional (3D) IC is expected to provide extremely high chip-to-chip band-
width and achieve higher performance than traditional two-dimensional (2D) ICs. The 3D
IC is also expected to be a near-future technology because fabrication of 3D ICs requires
just a few additional manufacturing processes in addition to the current silicon process.
Therefore, considerable interest has arisen in developingmanufacturing technologies for
3D ICs such as through-silicon via (TSV) fabrication and die-to-die bonding, 3D IC design
methodologies and algorithms such as 3D placement and 3D routing, and 3D IC analysis
methodologies and algorithms such as 3D timing analysis anddie-to-die coupling analysis.
This dissertation focuses on interconnect prediction models that predict the quality of
3D ICs, analytical models for TSV coupling capacitance that en ble fast estimation of TSV
capacitance, development of design methodologies and algorithms for multi-granularity 3D
ICs, investigation of the impact of TSVs on the quality of 3D ICs, and topography variation
of 3D ICs. This chapter begins by listing the contributions ofthis research, discusses the
structures, potential benefits, and issues in 3D ICs, and presents the organization of this
dissertation.
1.1 Contributions
The contributions of this research are as follows.
• TSV-aware interconnect prediction models for gate- and block- evel 3D ICs are de-
veloped. Previous works on interconnect prediction modelsof 3D ICs ignore the
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TSV size, so their models do not accurately model the interconnects of 3D ICs. In
addition, their models fail to identify important relationships among the number of
TSVs, chip area, wirelength, and so on. Taking TSV area and TSV capacitance into
the prediction models presented in this dissertation not only e ables more accurate
prediction of the wirelength, area, delay, and power of 3D ICsbut also provides new
prediction results that other interconnect prediction models ignoring TSV area and
TSV capacitance cannot provide.
• Although TSV coupling capacitance can be computed by existing capacitance extrac-
tion tools, such tools require extensive computation time,so they cannot be used in
computer-aided design (CAD) for design optimization, whichrequires extremely fast
estimation of TSV coupling capacitance. Therefore, analytical models that estimate
the coupling capacitance of via-first and via-last TSVs are developed and validated in
this dissertation. Computation techniques for estimating the coupling capacitance of
non-uniformly-placed TSVs are also developed. These analytic models and com-
putation techniques enable fast estimation of TSV couplingcapacitance, which can
be used in various design steps such as the floorplanning, placement, and routing of
3D ICs.
• The design of 3D ICs requires TSV insertion and routing. However, because previ-
ous work does not physically insert TSVs into layouts, the layouts are not realistic.
In addition, their simulation results such as area and wirelength are too optimistic
because the negative eff cts of TSVs are ignored. Therefore, two design method-
ologies that take TSV insertion and routing into account, a 3D placement algorithm,
and two TSV assignment algorithms are developed in this dissertation for the design
of gate-level 3D ICs. These design methodologies and algorithms physically insert
TSVs into layouts while minimizing wirelength. Various studies on the impact of
TSV size and capacitance on the area, wirelength, delay, andpower of 3D ICs are
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also presented.
• Design methodologies and algorithms that enable the designof block-level 3D ICs
are developed. A new, accurate wirelength metric is also present d for multiple TSV
insertion, and a 3D rectilinear Steiner tree construction algorithm is developed to
minimize wirelength. Block-level 3D ICs designed by these methodologies and al-
gorithms have much shorter wirelength than those designed by other design method-
ologies and algorithms presented in the literature.
• Both TSVs and devices are becoming scaled down, so future 3D ICswill very likely
be built with advanced process technologies and smaller TSVs. However, the impact
of current and future TSVs on current and future 3D ICs has not been thoroughly
studied. Therefore, a study pertaining to the impact of TSVsand device technolo-
gies on the quality of current and future 3D ICs is conducted and presented in this
dissertation. Very detailed analyses based on GDSII-level3D IC layouts generated
by commercial software with add-on tools developed for 3D ICsshow convincing
results on the area, wirelength, delay, and power of currentand future 3D ICs.
• Large TSV landing pads used in 3D IC layouts could result in serious density mis-
match, which is a source of topography variation. However, no studies have exam-
ined how large TSV landing pads will affect topography variation in 3D ICs. There-
fore, in this dissertation, topography variation in 3D ICs isinvestigated, and a 3D
global placement algorithm that minimizes topography variation is developed.
1.2 Structures and Benefits of 3D ICs
1.2.1 Structures of 3D ICs
3D ICs are built by stacking multiple dies, illustrated in Figure 1. In the figure, each die is
fabricated separately, and the two dies are aligned and bonded. When each die is fabricated,
both TSVs and devices are fabricated. TSVs, which are made ofconductors such as copper
3
Figure 1. Via-first TSVs and face-to-face die stacking[7].
and aluminum, are used to electrically connect devices in different dies. TSVs come in two
different types:1:
• Via-first TSVs: Via-first TSVs are fabricated before front-end-of-line (FEOL). Since
interconnect layers are deposited after via-first TSVs and devices are fabricated, via-
first TSVs are connected to the bottommost metal layer. Metalpieces attached to
TSVs are called TSV landing pads, which are also fabricated on the back side of the
silicon substrate. These back-side TSV landing pads of a diere connected to the
back-side TSV landing pads, or the topmost metal layer of theo r die.
• Via-last TSVs: Via-last TSVs are fabricated after back-endof-line (BEOL). Since
via-last TSVs are fabricated through whole layers (both thesilicon and interconnect
layers), TSV landing pads are fabricated at both ends of via-last TSVs.
Figure 2 illustrates via-first and via-last TSVs. TSV size isconstrained by the aspect ra-
tio (TSV width:TSV height). As a result, via-first TSVs are usually smaller than via-last
TSVs, so the former occupy a smaller area than the latter. In addition, via-last TSVs occupy
interconnect layers, so they are expected to cause higher routing congestion than via-first
TSVs.
After the fabrication of each die, multiple dies are stackedan bonded sequentially and
if necessary, they are thinned. Stacking is categorized into three types:
• Face-to-face (F2F) stacking: The front sides of two dies arebonded, illustrated in
Figure 2(a). In this case, TSVs are not used to connect the twodies. Instead, the
1Via-middle TSVs are not discussed in this dissertation.
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(a) face-to-face (b) face-to-back (a) back-to-back
Figure 2. Three types of die stacking (face-to-face, face-to-back, and back-to-back) and two types of
TSVs (via-first and via-last) [8].
topmost metal layer is used as bondpoints.2 In this case, die-to-die communication
is realized through local wires and vias.
• Face-to-back (F2B) stacking: The front side of a die and the back side of the other
die are bonded, illustrated in Figure 2(b). In this case, a signal goes through only one
TSV when it is transmitted from one die to another die.
• Back-to-back (B2B) stacking: The back sides of two dies are bonded, illustrated in
Figure 2(c). In this case, a signal goes through two TSVs.
1.2.2 Benefits of 3D ICs
3D ICs are expected to provide numerous benefits over 2D ICs as follows:
• Extremely high bandwidth: The bandwidth between separate chips is limited by the
number of I/O pins that each chip can have. However, dies vertically stacked in a
3D IC can use TSVs as their communication channels, so the number of connections
between dies in 3D ICs is not limited [1, 13]. Table 1 illustrates extremely high
bandwidth obtained in a 3D processor. For comparison, the maximum bandwidth of
single data rate synchronous dynamic random-access memory(SDR SDRAM) that
operates at 277 MHz and transfers 8 bytes at a time is about 2.2 GB/s. However,
2Numerous bonding technologies have been developed. For example, several technologies use micro-
bumps between the topmost metal layers. This work, however,xamines only direct metal-to-metal bonding.
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Table 1. Architectural performance metrics [1].
Benchmark Memory Bandwidth IPC BIPS
(GB/s) per core
string search 8.9 0.65 11.52
matrix multiply 13.8 0.32 5.67
median 63.8 1.62 28.72
aesencrypt 49.5 0.97 17.20
motion estimation 24.1 1.20 21.27
histogram 30.3 0.90 15.96
edge detection 15.6 0.95 16.84
k-means 40.6 0.94 16.66
the maximum bandwidth of the memory structure, which operates 277 MHz and
transfers 4 bytes at a time, used in [1], is about 71 GB/s, and the memory band-
width simulated for each benchmark ranges from 8.9 GB/s to 63.8 GB/s as shown in
Table 1.
• Performance improvement: If a design is implemented in 3D, the footprint area of
the chip becomes smaller. This smaller footprint area reducs the average gate-to-
gate or block-to-block wirelength [9, 14]. Therefore, 3D ICsare expected to achieve
better performance than 2D ICs. For example, [9] shows predict wirelength re-
duction in 3D ICs (Figure 3). As the figure illustrates, as moredies are stacked,
the average wirelength and the corner-to-corner wirelength decrease and the longest
wirelength also decreases. Table 2 shows performance improvement obtained by 3D
ICs. In the table, the total wirelength decreases from 19.107 m to 8.238 m (56.9% im-
provement) and the maximum speed increases from 63.7 MHz to 79.4 MHz (24.6%
improvement).
• Low power: Shorter wirelength results in lower dynamic power consumption [15,
16]. In addition, shorter wirelength also leads to lower gate switching power because
smaller gates can be used to drive smaller wire capacitance.Table 2, from [2], shows
the power reduction obtained by 3D ICs. Moreover, if multiplechips are integrated
in a 3D IC, the I/O power used for inter-chip signal transmission can be significantly
6
Figure 3. Lengths of longest and average interconnects vs. number of strata for r =5 [9].
Table 2. Comparison between 2D and 3D designs [2].
Metric 2D 3D %
Total Area (mm2) 31.36 23.40 25.3
Core Area (mm2) 29.16 20.16 30.9
Mean Net Length (µm) 836.0 392.9 53.0
Total Wire Length (m) 19.107 8.238 56.9
Max Speed (MHz) 63.7 79.4 24.6
Critical Path (ns) 15.7 12.6 19.7
Logic Power 63.7 MHz (mW) 340.0 324.9 4.4
Logic Power 79.4 MHz (mW) - 409.2 -
FFT Logic Energy (µJ) 3.552 3.366 5.2
reduced [17].
• Smaller form factor: The form factor is a very important constraint for chips that
require as small area as possible, such as bio chips. If blocks and gates are placed in
multiple dies and the dies are stacked, the footprint area significantly decreases [10].
Ideally (assuming that the TSV size is zero), the footprint area of a 3D IC withN
dies is 1/N of that of its 2D counterpart.
• Cost: 3D ICs are expected to have lower cost for large designs [10]. Figure 4 shows
the cost of 3D ICs [10]. In the figure, the cost of 3D ICs for large designs (more than
100 M gates) is lower than that of 2D ICs. The reason that 2D ICs are more costly
than 3D ICs for large designs is due to the exponential relationship between the die
size and the yield. Since the area of each die of a 3D IC is much smaller than that of
7
Figure 4. Cost of 2D and 3D ICs. [10]
its 2D counterpart, 2D ICs could cost much more than 3D ICs for large designs.
• Heterogeneous integration: Integrating different process technologies in a single chip
is very difficult. Therefore, fabricating each die using its own processt chnology and
integrating the dies in a 3D IC provide the integration of various circuit components
in a single chip. For example, LSI, MEMS, and optoelectronics devices are integrated
and connected by TSVs in a single chip [18],
1.3 Issues in 3D ICs
Although 3D ICs provide many benefits, many issues pertainingto them should be ana-
lyzed, studied, and resolved. First, TSVs should be placed and routed. Since TSVs occupy
silicon area, ignoring TSV size and locations in the design of 3D ICs leads to the gen-
eration of unrealistic layouts and an underestimation of chip area, wirelength, and routing
congestion. However, as of early 2012, no standardized 3D ICdesign methodology was yet
available, calling for development of new physical design methodologies and algorithms
handling TSVs. Second, physical phenomena related to TSVs should also be included in
the analysis of 3D ICs. For example, TSV capacitance is an important source of delay
degradation in 3D ICs, TSV-to-TSV coupling capacitance is a non- egligible factor in the
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signal integrity analysis, and stress caused by TSVs impacts carrier mobility in 3D ICs.
Although several existing analysis tools for 2D ICs can handle 3D IC structures, analysis
tools that can natively analyze 3D ICs are still needed. Otherissues such as die alignment,
die-to-die bonding, yield, packaging, thin die handling, and so on must also be addressed.
This dissertation focuses on issues pertaining to the prediction of the quality of 3D ICs,
the capacitance of TSV-to-TSV coupling, design methodologies for multi-granularity 3D
ICs, algorithms enabling design methodologies, the impact of TSVs on the quality of 3D
ICs, and topography variation in 3D ICs.
• Interconnect prediction models: Analytical models predicting the interconnects of
3D ICs provide a fast estimation of area, wirelength distribuion, average wirelength,
delay, and power consumption of 3D ICs. These models enable the xploration of
very large 3D IC design space.
• TSV coupling capacitance: TSVs have non-negligible capacitan e, so fast estimation
of TSV capacitance must be incorporated into 3D IC design algorithms such as 3D
placement and 3D routing. Analytical models computing the TSV coupling capaci-
tance enable 3D IC design tools to use accurate TSV capacitance during the design
and optimization of 3D ICs.
• Design methodologies for multi-granularity 3D ICs: Design methodologies and phys-
ical design automation algorithms for 3D ICs are essential tothe development of 3D
ICs. Although several existing design methodologies and algorithms for 2D ICs can
be applied to the design of 3D ICs, the development of 3D ICs necessitates TSV-
aware 3D IC design methodologies and algorithms.
• The impact of TSVs on the quality of 3D ICs: The various TSV sizeand capaci-
tances affect the quality of 3D ICs in different ways. Device technologies also have a
strong impact on the quality of 3D ICs. Therefore, an investigation of the impact of
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both TSV technologies and device technologies on 3D ICs can provide a quantitative
and qualitative assessment of current and future 3D ICs.
• Topography variation in 3D ICs: Topography variation has been one of the most
critical issues for the design of 2D ICs for manufacturability. Since 3D ICs use large
TSV landing pads, the impact of TSV landing pads on topography variation in 3D
ICs must be investigated.
1.4 Organization
This dissertation is organized as follows:
• In Chapter 2, an existing non-TSV-aware wirelength prediction model is improved
to account for the effects of TSVs on 3D ICs. This TSV-aware wirelength prediction
model is also extended and combined with buffer insertion schemes for the prediction
of the delay and power of 3D ICs. Validation of the models is provided and various
prediction results are presented.
• In Chapter 3, analytical models that estimate the coupling capa itance of TSVs
are developed. The first analytical model estimates the capacit nce of a TSV in a
uniformly-placed TSV array. The second analytical model estimates the capacitance
of a TSV in a non-uniformly-placed TSV array, a more general structure than the
uniformly-placed TSV array. Capacitance values, a breakdown f the values, and
runtime of the analytical models are compared with those of the simulation using a
commercial tool.
• In Chapter 4, two design methodologies for gate-level 3D IC design, TSV co-placement
and TSV site methodologies, are presented. The TSV co-placement design method-
ology places TSVs non-uniformly whereas the TSV site designmethodology places
TSVs uniformly. Two algorithms developed for TSV assignment for the TSV site
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design methodology are also presented. Simulation resultscompare 2D and 3D ICs,
and show various trends found in gate-level 3D ICs.
• In Chapter 5, a design methodology and algorithms enabling block-level 3D IC de-
sign are developed and presented. Since the proposed designmethodology requires
the generation of routing topologies and a manipulation of whitespace, a 2D rectilin-
ear Steiner minimum tree (RSMT)-based 3D rectilinear Steiner tre (RST) construc-
tion algorithm is developed and a sequential whitespace manipulation algorithm is
proposed. Simulation results compare 2D and 3D floorplans, signal TSV planners,
and various TSV insertion algorithms (single TSV insertion, 3D minimum spanning
tree (MST)-based multiple TSV insertion, and 3D RST-based multiple TSV inser-
tion).
• In Chapter 6, the impact of TSVs on the quality of 3D ICs is investigated. Since
TSVs occupy silicon area, TSV insertion has a non-negligible impact on the area and
the wirelength of 3D ICs. In addition, TSVs have capacitancesthat strongly influence
the timing and the power of 3D ICs. Process technology has similar effects on the
quality of ICs. In this chapter, therefore, 3D IC layouts are generated with various
process and TSV technologies, and the impact of TSVs on the quality of 3D ICs is
thoroughly studied.
• In Chapter 7, topography variation in 3D ICs is studied. Since TSVs are large and
a TSV is connected to a metal landing pad, the landing pad is much larger than the
wires. Unlike the large metal segments used in I/O cells, which are usually placed on
the chip boundary, the TSV landing pads are placed inside thecore area. Therefore,
these large landing pads could cause serious topography variation in 3D ICs. Thus, to
reduce topography variation, the topography variation caused by TSV landing pads
is investigated, and a physical design technique is applied.






Technology advances have pushed functional integration tosuch a high level that the inter-
connect and package represent real barriers to further progess. While significant research
effort has been expended on several different technology fronts, three-dimensional (3D) in-
tegration is now emerging as a leading contender in the challenge of meeting performance,
power, cost, and size demands through this decade and beyond. The 3D integrated circuit
is an emergent technology that vertically stacks multiple dies with a die-to-die interconnect
so called a through-silicon via (TSV). The TSV provides the possibility of arranging digital
functional unit blocks across multiple dies at a very fine leve of granularity. This results in
a decrease in the overall wire length, which translates intoless wire delay and less power.
Advances in 3D integration and packaging are undoubtedly gaining momentum and have
become of critical interest to the semiconductor community.
The advantage of shorter wirelength mainly originates fromthe usage of TSVs. How-
ever, TSVs do have its negative impact. For example, TSVs conume silicon area as shown
in Figure 5, and the additional area for TSVs increases totalchip area. Moreover, TSVs act
as obstacles during placement and routing. Depending on thetypes of TSVs, via-first TSVs
occupy the device layer, via-last TSVs occupy both the device and metal layers. Therefore,
one may need to increase chip area to address the placement and routi g congestion caused
by TSV insertion. These factors are primarily due to the non-egligible size of the TSVs (1
to 10µm diameter typically). Therefore, their impact on area, power, and delay are indeed
significant. However, most existing work related to TSVs, especially in the field of inter-
connect prediction tend to ignore the TSV size impact on the overall silicon footprint area
of 3D ICs.
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Figure 5. Via-last TSVs, where each TSV is surrounded by neighboring TSVs and wires. A typical size
of TSV is much larger than that of global wires.
2.1 Related Work
After the successful prediction of Davis’ 2D wirelength distribution model [19], a few
works have extended it to 3D wirelength distribution model [9, 14, 20]. While other work
assumes one vertical pitch is same as one gate pitch, the authors of [9, 20] introduced a new
parameter , which is the strata-to-gate-pitch ratio. The strata pitchvaries in a wide range
depending on manufacturing technology such as die thinning, TSV materials, microfluidic
channels for cooling, and so on. Since the gate placers should use less number of TSVs as
the strata pitch goes up, the inclusion ofr has a significant importance. However, [9, 20]
do not provide closed-form formulas, so the computation time s very long.
[21] extended Davis’ 2D wirelength distribution model by introducing a new parameter
pgates, which is the percentage of die area occupied by logic gates.This is to explain the
impact of whitespace existing in the placement layer. The authors show that the impact of
pgateson wirelength could be as large as 10% of the total wirelength.
While many studies have been done on 3D wirelength distribution, he impact of TSV
size has not been mentioned in any of them. As a simple example, a 10µm× 10µm signal
TSV is comparable to about 50 gates in terms of area in 45nm technology. If one million
TSVs of this size are used, the TSVs occupy area of 50 million gates, which is prohibitive.
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Figure 6. TSVs placed (orange square, shown in Cadence Virtuoso).
Figure 7. Two types of TSVs. (a) via-first (b) via-last
Therefore, TSV size and count should be considered in 3D ICs.
2.2 Preliminaries
The two most popular ways to fabricate TSVs are “via-first”and “via-last” processes, de-
pending on when the via is implemented in the production process [22] (see Figure 7).
Via-last TSVs are realized once the CMOS devices are completed and after the grinding
and thinning process for wafer thinning. Via-last TSVs occupy all three layers: bulk, de-
vice, and metal layers, thereby becoming serious layout obstacles (see Figure 6). Via-first
TSVs are implemented on the wafer prior to any production process, even before CMOS
device fabrication. Via-first, however, is technically more challenging. Via-first TSVs are
smaller compared to via-last, and TSVs occupy only two layers: bulk and device. This
causes less interference with other layout objects.
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Figure 8. Three types of bonding. (a) F2F (Face-to-Face) (b)F2B (Face-to-Back) (c) B2B (Back-to-
Back)
Figure 8 shows three different bonding styles. Face-to-face (F2F) uses local vias or
relatively small TSVs to connect to other dies. On the other hand, face-to-back (F2B) and
back-to-back (B2B) bonding do need TSVs to maintain TSV aspectratio [23]. As TSV
size becomes bigger, more silicon area is used for the same nuber of TSVs.
3D stacking can be done at three different levels of granularity: gate-level, block-level,
and chip-level. The gate-level stacking allows individualg tes to be placed in any die in
the 3D stack, whereas the block-level stacking requires that all gates in the same block stay
together in the same die. However, each block can be placed inany die in the stack. The
last chip-level stacking simply stacks entire 2D dies without any inter-die optimization. In
terms of the number of TSVs required, the gate-level stacking contains the highest TSV
count, whereas the chip-level stacking requires the lowestTSV count.
2.3 TSV-Aware 3D Wirelength Distribution Model
2.3.1 TSV-Aware Chip Area Model
From this section, it is assumed that F2B bonding is applied to all dies. Other bonding
styles, however, can be modeled in a similar way.
A TSV is inside a TSV cell which has some whitespace around theTSV depending on
design rules (see Figure 6). It comes from the minimum distance between two adjacent
TSVs, between a TSV and an adjacent metal wire, or between a TSV and a transistor.
Table 3 shows the notations used in our modeling. Assuming that TSVs are evenly
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distributed between any two dies, the following equations hold:
ATS V,S = NTS V,S · ATS Vcell,S
ATS V,PG = NTS V,PG · ATS Vcell,PG






= 1+ (NDIE − 1) · (











ATS V,S + ATS V,PG
A2D
) (3)
Equation (31) shows the total silicon area of the 3D chip. Since F2B bonding is used, the
bottommost die does not have TSVs. The additional silicon area, therefore, is the TSV area
between two dies multiplied not byNDIE but byNDIE − 1.
A3D/A2D is 1, andA3DFP/A2DFP is 1/NDIE if TSV size is zero. In this case, the additional
silicon area becomes zero becauseATS Vcell,S andATS Vcell,PG are zero. However, the silicon
area and footprint area ratios of 3D to 2D are strongly related to the occupancy rate of signal
and P/G TSVs as shown in equation (32) and (3). Therefore, TSV size impact should be
considered during wirelength prediction.
2.3.2 New 3D Design Parameters
Before deriving the new wirelength distribution model, a fewparameters are introduced to
explain various phenomena caused by TSV insertion in 3D.
• PTS V,place : There are usually whitespaces in ICs [24] thus existing whitespaces can
be used for TSV insertion. Some whitespaces, however, cannot be used because they
are used for decap and minimization of congestion, the whitespaces are too small for
TSV insertion, or they are far away from appropriate TSV locations. In these cases,
silicon area needs to be increased for TSV insertion. The incr ased area is formulated
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Table 3. Notations
NTS V,S average number of signal TSVs between two dies
NTS V,PG average number of P/G TSVs between two dies
ATS Vcell,S area of a signal TSV cell
ATS Vcell,PG area of a P/G TSV cell
A2D silicon area of a 2D chip
A3D total silicon area of a 3D chip
NDIE # dies
A2DFP footprint area of a 2D chip
A3DFP footprint area of a 3D chip
Ngates total # gates
NS average # gates in a die
pgates the percentage of die area occupied by logic gates [21]
r die-to-gate-pitch ratio in Figure 8 [9]
MS[l] # gate pairs separated byl gate pitches in a die
Mz[v] # die pairs separated byv vertical pitches
Mtz[l, v] # gate pairs separated byv vertical pitches and
total l gate pitches
Mt[l] # gate pairs separated byl gate pitches in 3D
Iexp[l] # interconnects between two gate pairs separated by
l gate pitches
Γ normalization constant
i(l) normalized wirelength distribution without TSV size
i∗(l) normalized wirelength distribution with TSV size
Nh(v) the number of wires whose vertical length isv
as
∆ATS V,place= PTS V,place · ATS V (4)
PTS V,place≥ 0 (5)
whereATS V is the total area of inserted TSVs. IfPTS V,place is 0, TSVs can be inserted
into the existing whitespace of the chip so that no additional silicon area is needed. If
PTS V,place is 1, on the other hand, the chip area should be increased whenever TSVs are
inserted because the existing whitespace cannot be used forTSV insertion.PTS V,place
can be greater than 1 because insertion of a TSV cell may need arow creation if the
design is based on standard cell libraries.
• PTS V,route : For via-first fabrication (Figure 7(a)), routing congestion is mainly caused
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by connections between metal wires and TSVs. For via-last fabric tion (Figure 7(b)),
routing congestion is mainly caused by inserted TSVs which make wires bypass the
TSVs. This parameter is for the explanation of the different degree of routing conges-
tion caused by various types of TSVs and bonding styles, and circuit characteristics
such as # nets, # gates, and so on. The increased area is formulated as
∆ATS V,route = PTS V,route · ATS V (6)
PTS V,route ≥ 0 (7)
whereATS V is the total area of inserted TSVs. IfPTS V,route is 0, no routing congestion
is caused by TSV insertion, which happens when there are already nough space for
connection between metal wires and TSVs. IfPTS V,route is greater than 0, on the other
hand, some wires bypassing TSVs cause congestion around theTSVs. In this case,
whitespace should be inserted to resolve the congestion.
Then, the total silicon area in equation (31) becomes
A3D = A2D + ∆ATS V,place+ ∆ATS V,route (8)
• B (Granularity parameter) : Placement can be done at gate-level or block-level. A
specific granularity of block size can also be chosen for block- evel placement. This
parameter explains how big blocks are used for 3D placement and is defined as the
average number of blocks in a die. Therefore, gate-level placement is done whenB
is equal toNgates/NDIE and the most coarse block-level placement is done whenB is
1.




2.3.3 Gate-level 3D Wirelength Distribution
This section shows the new wirelength distribution considering TSV size at gate-level (see
Table 3 for the notations). The normalized wirelength distribution without consideration of
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TSV size in [9, 20] is as follows:






i(l) = Γ · Mt[l] · Iexp[l] (12)
The first term in the right-hand side of equation (10) becomeszero for wires whose hori-
zontal length is zero (call thesePV wires). On the other hand, the second term becomes
zero for wires whose horizontal length is nonzero (call theseNPV wires).
PV wires are not affected by TSV insertion because their horizontal wirelengthis zero
while the horizontal wirelength ofNPV wires are affected by TSV insertion. Therefore
Equation (12) is rewritten as follows:
i(l) = Γ · Mt[l] · Iexp[l] = ih(l) + iv(l) (13)




Mz[v]MS[l − vr] (14)




NS(NDIE − v)δ[l − vr] (15)
whereih(l) consists ofNPV wires andiv(l) consists ofPV wires. Only ih(l) is modified
because TSV size affects only the horizontal wirelength.














whereih(v, l) is the wirelength distribution of wires whose total lengthis l gate pitches and
vertical length isv vertical pitches.Nh(v) is the number ofNPVwires whose vertical length
is v vertical pitches. This number should be conserved for eachv.
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Then, the new wirelength distribution is derived by re-normalization as follows:
i∗h(v, l) = Γ(v)








exp[l] · Mz[v]M∗S[l − vr]
(20)
N∗S = A3D/NDIE (21)
whereΓ(v)∗ is the re-normalization constant forNPV wires whose vertical length isv ver-
tical pitches,I ∗exp[l] is the modified expected number of interconnects connecting two gate
socket pairs at a distance ofl, andM∗S[l] is the modified total number of gate socket pairs
at a distance ofl. As seen in the above equations,i∗h(v, l) was re-normalized separately.






i∗(l) = i∗h(l) + iv(l) (23)
The modifiedM∗S[l] is as follows:
M∗S[l] = MS[l] −OVR[l] (24)
whereOVR[l] is calculated by computing the number of gate pairs which are l gate pitches
away. One of the gates in the pair should be inside a TSV cell.
I ∗exp(l) is computed as follows.
N∗A = 1
N∗B[l] = NB[l] · (1− Rtg) · pgates








































1: Compute average intra-block wirelength
2: Compute average inter-block wirelength
3: Compute # TSVs
4: Compute average intra-block wirelength with TSV size
5: Compute average inter-block wirelength with TSV size
Figure 9. Derivation of block-level 3D wirelength distribution
whereLTS V is the width of a TSV cell, andNTS V is the total number of TSVs. In the model,





2.3.4 Block-level 3D Wirelength Distribution
The modeling of block-level 3D wirelength distribution is done hierarchically. The deriva-
tion flow is shown in Figure 9.
First, intra-block wirelength without TSV size is computedby 2D wirelength distri-
bution. In order to compute intra-block wirelength, equations in [21] are used. The total
number of interconnects in a block is calculated as follows:
IB,intra = α · k · NBg · (1− NBgp−1) (26)
whereα, k andp are Rent’s constants [25], andNBg is the number of gates in a block.
Next, inter-block wirelength without TSV size is computed by 3D wirelength distribu-
tion. In this case, however, a block is treated as a gate and Equation (12) is applied. The
total number of inter-block connections is calculated as follows:
Itotal = α · k · Ngates· (1− Ngatesp−1) (27)
IB,inter = Itotal − IB,intra · NDIE · B (28)
whereItotal is the total number of interconnects in the circuit andB is the granularity pa-
rameter.
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For the computation of the number of TSVs, it is assumed that an inter-block connection
exists between two gates separated by distanceDB. DB is defined as follows:
DB = nH · LH + nV · r (29)
whereLH is the average distance between two adjacent blocks in a die,ndnH andnV are
integers greater than or equal to zero. Then the total numberof TSVs is computed in a
similar way shown in [9].
Then, the number of TSVs in a block is computed as follows:
NB,inter,TS V=
NB,TS V
(NDIE − 1) · B
(30)
whereNB,TS V is the total number of TSVs obtained during the computation of the number of
TSVs. TSVs inserted into a block increase the block area. This area affects the wirelength
of intra-block wires. The intra-block wirelength with TSV size is computed in a similar
way shown in Equation (19).
The increased block area also affects the wirelength of inter-blockNPV wires because
the distance between two gates from two different blocks is increased. On the other hand, it
is assumed thatPV wires in block-level distribution are not affected by the increased block
area for simplification. The computation of inter-block wirelength with TSV size is done
by Equation (19).
2.4 Validation
2.4.1 Validation of TSV Count
The authors of [26] designed 3D chips by folding 2D designs for various benchmarks.
This design scheme is similar as block-level placement thust eir TSV counts in [26] are
compared to our block-level prediction.
Table 4 shows the comparison of TSV count for all the circuitsreported in [26]. The
table shows that our predictions match well with the reported numbers in most cases, al-
though absolute difference in some cases is up to 30%.
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Table 4. Validation of our prediction on TSV count for block-level placement.
circuit [26] ours Dif. (%) [26] ours Dif. (%)
Folding-2 (B=1) Folding-4 (B=4)
ibm01 1,671 1,595 4.55 2,476 3,852 −55.57
ibm03 4,125 2,487 39.71 5,909 6,006 −1.64
ibm04 2,940 2,850 3.06 6,388 6,883 −7.75
ibm06 4,116 3,285 20.19 9,077 7,933 12.60
ibm07 5,932 4,233 28.64 8,755 10,222 16.76
ibm08 5,801 4,638 20.05 10,181 11,199 −10.00
ibm09 4,540 4,690 −3.30 8,257 11,326 −37.17
ibm13 7,696 6,594 14.32 13,071 15,923 −21.82
ibm15 15,128 10,845 28.31 23,662 26,187 −10.67
ibm18 12,077 13,425 −11.16 28,287 32,415 −14.59
Absolute Dif. 17.33 Absolute Dif. 18.86
Table 5. Validation of our prediction on wirelength. NDIE = 3, PTS V,place= 1 and PTS V,route = 0.
Wirelength (µm)





(w/o TSV size) (with TSV size)
Ind 1 11,295 11,839 688 315,792 276,465 −12.45% 300,540 −4.83%
Ind 2 29,706 29,979 1,217 569,482 452,222 −20.59% 488,465 −14.22%
wb conmax 62,028 63,158 719 1,108,165 953,519 −13.96% 994,221 −10.28%
Ind 3 260,579 262,357 1,799 6,991,301 6,320,040 −9.60% 6,504,680 −6.96%
netcard 651,674 653,155 2,261 23,303,968 21,168,400 −9.16% 21,560,700 −7.48%
2.4.2 3D Circuit Design Scheme
Figure 10 shows our 3D circuit design scheme for validation of 3D wirelength distribution.
First, HDL source files are synthesized with Synopsys DesignCompiler [27]. Then N-way
partitioning is performed for N-die designs here N is the number of dies (=NDIE). The area
balancing factor used is 0.05 (5%). Since TSV cells will be inserted to all dies except the
bottommost die and inserting TSV cells increases die area, di s are sorted in the order of
die area before TSV insertion so that the largest die is laid at the bottommost location.
After inserting TSV cells, placement is performed by CadenceSoC Encounter [28] for the
topmost die (3D1 in Figure 10) and extract TSV cell locations. Since the locati ns of these
cells affect the placement of the next die (3D2), the locations of the cells are fed into SoC
Encounter during the placement of 3D2. Placement for the remaining dies is done in a
similar way.
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Figure 10. 3D Circuit Design Scheme
Then routing (both global and detailed) is done for each placement result (3D#.def).
Cadence SoC Encounter is used for routing.
Figure 11 shows the snapshot of TSV cells in Cadence SoC Encounter. Yellow points
are TSV cells and black area is actually filled with standard cells which are not shown.
Figure 12 shows all the connections to TSV cells.
2.4.3 Validation of Wirelength Prediction
Three industrial circuits (Ind 1, Ind 2 and Ind 3) and two IWLS’05 benchmark circuits
(wb conmax and netcard) [29] are used for validation of our wirelength prediction.
Table 5 shows the comparison of total wirelength for each circuit. As seen in the table,
both predictions underestimate for the three circuits but prediction considering TSV size
is more accurate. Since this 3D design method does not optimize gate placement globally,
the wirelength of circuits globally optimized in 3D with thesame number of TSVs will be
shorter than the wirelength in Table 5. Then the prediction will match the wirelength more
closely.
In order to make the prediction even more accurate, it is necessary to determine the
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Figure 11. Snapshot of TSVs inserted in the topmost die of thecircuit “Ind 3” (see Table 5) in Cadence
SoC Encounter. There are1186TSVs (yellow) and80483standard cells (black). Die area is592µm×
592µm.
Table 6. Impact of TSV size consideration on wirelength. NDIE : 4, pgates : 1, Lgate : 1.37µm and
LTS V : 1.37µm. B = Ngates/NDIE (gate-level).
r Ngates # TSVs 2D WL TSV size 3D WL ∆WL
consideration
1M 0.66M 17.23 no 11.23 −34.82%
5 yes 14.35 −20.07%
100M 75.2M 53.96 no 29.82 −44.74%
yes 40.00 −25.87%
1M 0.17M 17.23 no 13.37 −22.40%
30 yes 14.82 −13.99%
100M 24.3M 53.96 no 30.37 −43.72%
yes 34.51 −36.05%
parameters such asPTS V,place andPTS V,route more carefully. In Table 5, fixedPTS V,place and
PTS V,route are used regardless of circuit characteristics to show how our prediction behaves.
2.5 Impact Study
Table 6 shows the impact of TSV size on wirelength. As the table shows, the wirelength
difference is between 10% and 20%. Ifr is small, 3D placers tend to use more TSVs
and the difference becomes greater. This is because the TSVs occupy larger space so that
silicon area increase by TSV insertion affects the wirelength significantly. The difference
also becomes more noticeable if the TSV size is relatively bigger than the gate size.
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Figure 12. Snapshot of connections to TSVs in the topmost dieof the circuit “Ind 3” in Cadence SoC
Encounter. There are1186connections to TSVs among82167nets. Die area is592µm× 592µm. The
white square is a TSV cell and thick yellow line shows the connection between the TSV cell and an
inverter cell.
The Rent’s constants in the experiments areα = 0.75, k = 4 and p = 0.75. The
parameters used for this study are as follows (see Table 3).Ngates= 40M. Lgate, which is
the physical gate width, is 1.37µm. The variable parameters are as follows (if not specified
in each case): 2D die size= 100mm2, LTS V = 1.37µm, PTS V,place= 1, PTS V,route = 0, r = 30
andNDIE = 2. Lastly, gate-level stacking option, whereB = Ngates/NDIE, is used.
2.5.1 Impact of TSV Size and Design Parameters
• TSV size (Figure 13) : As TSV size increases, silicon area andfootprint area in-
crease, and so does wirelength. 3D WL becomes bigger than 2D WL if TSV size
continues to go up, which means that it is not possible to benefit from 3D with re-
spect to WL.In short, silicon area, footprint area and WL increase as TSV size
increases.
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TSV width / Gate width
Figure 13. Impact of TSV size on silicon area (A), footprint area (FP) and wirelength (WL). r : 100
















Figure 14. Impact of PTS V,place on silicon area (A), footprint area (FP) and wirelength (WL).
• PTS V,place (Figure 14) : 3D silicon area increases asPTS V,place goes up. Therefore,
gates are spread out so that WL slightly increases. Since the silicon area increase
strongly depends on TSV size as well as TSV count, the three ratios will become
bigger if TSV size or TSV count increases. Moreover, even thoug the WL increase
in this figure is small, this parameter should be kept as smallas possible to save the
cost for silicon area, i.e., better placement tool is needed. In short, silicon area,
footprint area and WL increase asPTS V,place increases.
• PTS V,route (Figure 15) : This parameter affects the three metrics in the same way as
PTS V,place. However, the range ofPTS V,route is larger thanPTS V,place because of via-last
fabrication. If a circuit is seriously congested, via-lastTSVs will cause many wires to
overlap with each other, thereby requiringPTS V,route to be more than 1 or 2. Figure 15
27













Figure 15. Impact of PTS V,route on silicon area (A), footprint area (FP) and wirelength (WL).















Figure 16. Impact of r on silicon area (A), footprint area (FP) and wirelength (WL).
confirms a similar impact trend asPTS V,place. In short, silicon area, footprint area
and WL increase asPTS V,route increases.
• r (Figure 16) : Biggerr, which means taller die, means placers use less number
of vertical connections. As the figure shows, the number of TSVs decrease asr
increases. The silicon area, footprint area and WL also decrease because less number
of TSVs are used. However, note that the number of TSVs cannotbe decreased
below the min-cut size in real circuits.In short, silicon area, footprint area and
WL decrease asr increases.
• NDIE (Figure 17) : More and more TSVs are used when the number of dies increases.
This increases silicon area, but WL decreases because of morevertical connections.
The WL decrease saturates at some point.I short, silicon area increases but
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Figure 18. Impact of B on wirelength (WL). NDIE : 4.
footprint area and WL decrease asNDIE increases.
• B (Figure 18, 19 and 20) : As expected, whenB is 1, only one big block exist in each
die (coarse granularity). So, the silicon area increase is small, but WL decrease is
also small. AsB goes up, silicon area and footprint area generally increase, but WL
fluctuates. Wirelength reaches the minimum usually at fine granularity at which one
block has about 20 to 100 gates. Area ratio reaches the minimum whenB is 1. In
short, silicon area and footprint area ratios increase but saturate at some point.
On the other hand, WL fluctuates and reaches the minimum at finegranularity.
2.5.2 Case Study
A case study is shown in this section to demonstrate how to user model for early decision
making for 3D ICs. The technology parameters used are as follows: number of gates is 10M
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Figure 20. Impact of B on silicon area (A) and footprint area (FP).NDIE : 4.
area is 78mm2. Lastly,PTS V,place is set to 1.0 andPTS V,route is set to 0.5.
These are the steps in the decision making: (1) For a circuit to be fabricated in 3D, the
number of gates is calculated or predicted. (2) Fabricationtechnologies for the circuit and
TSVs including bonding and TSV types are selected. (3) The circuit is simulated in 2D with
existing tools to estimate how much decap is necessary, how seriou the congestion is, how
much the power consumption is, and so on. (4) Two additional parameters,PTS V,place and
PTS V,route, are estimated. (5)NDIE andB are varied to estimate how many TSVs are used,
how large the additional silicon area is needed and how much the wirelength is decreased.
Table 7 shows the simulated values.
Based on this result, it is observed that 3D placement in “large” block-level stacking
(coarse granularity) uses less number of TSVs, thereby achieving smaller silicon area in-
crease while decreasing sufficient amount of wirelength. On the other hand, 3D placement
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Table 7. Case study for early design exploration




2 coarse 0.394 1.030 -19.63
medium 1.164 1.089 -0.91
fine 1.300 1.100 -21.52
gate-level 1.453 1.112 -14.13
4 coarse 0.456 1.035 -23.37
medium 2.362 1.181 -12.81
fine 2.626 1.202 -32.84
gate-level 3.005 1.231 -24.44
6 coarse 0.479 1.037 -24.10
medium 3.073 1.236 -18.98
fine 3.463 1.266 -35.60
gate-level 4.017 1.308 -26.29
in “small” block-level stacking (finer granularity) uses many TSVs but decreases wire-
length a lot. Our choice depends on what the most important factor is. If the yield of TSV
fabrication is low so that TSV cost is high, coarse granularity 3D placement is the best
option. If the TSV cost is low but die bonding cost is high, 2-die or 3-die stacking with
fine granularity is the best choice. If TSV and die bonding costs are low and silicon area is
not a concern, 6-die stacking with fine granularity is the best. This case study shows that
medium granularity is worse than coarse granularity stacking with respect to TSV count,
silicon area ratio, and wirelength. However, the trends vary depending on technologies,
circuit size, and so on, as seen in Figure 18.
2.6 TSV-Aware Delay and Power Prediction Model for Buffered In-
terconnects in 3D ICs
Buffer insertion on TSV-based 3D interconnects is also non-trivial because buffers have
non-trivial area overhead. In addition, both TSVs and buffers occupy device and M1 lay-
ers, so they cannot overlap with each other. Therefore, buffer model has to address these
issues when used to predict the impact on delay and power of 3Dinterconnects. In this
section, TSV-aware delay and power prediction models for buffered interconnects in 3D
ICs are developed based on the TSV-aware 3D wirelength distribution model presented in
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Table 8. Variables affecting TSV capacitance and their effects
Effects
Variable Capacitance Chip
TSV width (or diameter)↑ MOS cap.↑ Die area↑
MOM coupling cap.↑ Wirelength↑
TSV height↑ MOS cap.↑
Liner oxide thickness↑ MOS cap.↓ Die area↑
Wirelength↑
Table 9. Variation of TSV capacitance
Dimension (µm) Capacitance (f F)
Width Height Liner oxide thickness MOS cap. Coupling cap.
2.0 40.0 0.1 133.7 0.6
4.0 40.0 0.1 261.2 2.4
2.0 10.0 0.1 33.4 0.6
2.0 20.0 0.1 66.9 0.6
2.0 10.0 0.1 33.4 0.6
2.0 10.0 1.0 4.7 5.3
the previous sections.
2.6.1 TSV Resistance
TSV resistance consists of a material resistance (= ρ · lS) of a TSV itself and the contact re-
sistance between a TSV and a landing pad at both ends of the TSV. The material resistance
of a TSV is small in general because the cross-sectional areaof a TSV is much bigger than
that of a wire. For instance, assuming 1) TSV is made of tungsten, 2) TSV width is 2µm,
and 3) TSV height is 20µm, the material resistance is 280mΩ which is much smaller than
the resistance of a very short wire. On the other hand, the conta t resistance is strongly
dependent on TSV manufacturing and die bonding technologies. In our simulation, 100Ω
is used for the baseline TSV resistance, which is the sum of the material resistance and the
contact resistance.
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Table 10. Parameters and assumptions used in this paper




TSV width+ liner oxide thickness+ keep-off distance 2.47µm
TSV resistance 100Ω
Die-to-gate-pitch ratio (r) [9] 40
Device technology 45nm
Wire resistance of intermediate metal layers 3.31Ω/µm
Wire capacitance of intermediate metal layers 0.171f F/µm
Output resistance of a 20× buffer 305Ω
Input capacitance of a 1× buffer 1.55f F
Buffer delay 70ps
Buffer switching energy 6.65f J
Buffer switching power @ 1GHz 6.65µW
Buffer switching activity 0.3
LFIX (see Figure 24) 350µm
Cell switching energy (avg.) 7.28f J
Cell switching power (avg.) @ 1GHz 7.28µW





Output resistance of a 1× buffer Rdrv
Input capacitance of a 1× buffer Cdrv
Wire resistance per unit length rwire
Wire capacitance per unit length cwire
Buffer size Sbu f
Buffer delay Dbu f
2.6.2 TSV Capacitance
Assuming the bulk silicon around a TSV is DC-biased well as discus ed in [30], TSV
capacitance consists mainly of TSV(M)-Insulator(O)-Silicon(S) capacitance and TSV(M)-
Insulator(O)-Wire(M) coupling capacitance as shown in Figure 21. The variables affecting
these MOS and MOM TSV capacitances and their effects are shown in Table 8. As the table
shows, TSV width and height are strongly related to TSV capacitan e as well as the die area
and the total wirelength in 3D ICs. For example, if the liner oxide thickness increases, TSV
MOS cap decreases but the die area increases, and so does the total wirelength.
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Figure 21. Via-first TSV and its capacitive components in face-to-back die bonding
Figure 22. Buffer insertion in 2D and 3D ICs
Table 9 shows the capacitances of various combinations of TSV dimensions such as
TSV width, height and the liner oxide thickness. These values ar obtained by simulating
the structures with Synopsys Raphael [31]. The assumptions for this simulation are shown
in Table 10). As Table 9 shows, TSV capacitance varies in a wide range depending on TSV
width and height, and the liner oxide thickness. Therefore,th TSV capacitance is varied
from 5f F to 50f F in our simulation to cover the wide range of TSV capacitance.
2.6.3 Buffer Insertion Schemes
Theoretically a metal wire can be cut and split into two segments, and a buffer can be
inserted into the cut point if there exists enough empty space to insert buffers along the
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Figure 23. Distance-capacitance plot in a 3D wire
wire. On the other hand, buffers cannot be inserted inside a TSV. Buffers actually can be
inserted into one end or both ends of a TSV. In other words, buffers for metal wires that
have no TSVs can be inserted anywhere along the wires, whereas buffer insertion for 3D
interconnects that contain TSVs has to avoid TSV obstacles.Thi is illustrated in Figure 22
and Figure 23.
In our delay prediction model, two buffer insertion schemes are used for 2D and 3D
ICs to illustrate the impact of TSV RC on delay and power. Our buffering scheme is based
on the consideration that buffer insertion cannot be too much detailed during wirelength
prediction. The first scheme,BIS1 (Buffer Insertion Scheme 1), is to insert a buffer at
every fixed distance as shown in Figure 24(a). This applies tobo h 2D ICs and 3D ICs.
In 3D ICs, a buffer is also inserted in front of a TSV to increase the driving strength for
the TSV. The second scheme,BIS2 (Buffer Insertion Scheme 2), is same as BIS1 but an
additional buffer is inserted at the end of a TSV as shown in Figure 24(b) so that the TSV
RC effect on delay is minimized. The distance-capacitance plots for BIS1 and BIS2 are
shown in Figure 24.
Another assumption used in our simulation for buffer insertion is that a buffer is in fact
a buffer chain. The first buffer in the buffer chain is a 1× buffer, thus the input capacitance is
minimized. The last buffer in the chain is a 20× buffer, thus the output resistance becomes
sufficiently small. The buffers between them are properly scaled based on the process
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added
Figure 24. Two buffer insertion schemes used in this paper and their distance-capacitance plot
technology. The internal delay of the buffer chain is 70ps.
2.6.4 Delay Computation
In this section, delay computation for 3D wires is explainedbriefly.
• 3D Wire Delay without TSV RC and without Buffer Insertion: When TSV RC is
ignored, TSV height is added into wirelength to include the impact of TSVs on delay.
Therefore, TSVs are considered as plain wires in this case. Th n the delay of a wire




· cwire · L +
1
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+ rwire · L) ·Cdrv (31)
where the definitions of the variables are shown in Table 10.
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• 3D Wire Delay without TSV RC and with Buffer Insertion: If buffer insertion is con-
sidered, a 3D wire of lengthL(µm) is split into segments of lengthLFIX (Figure 24).
The delay of a wire segment of lengthLFIX is computed byD1(LFIX) in Equation (31).
If the length of a 3D wire is not a multiple ofLFIX, the delay of the remaining length
is also added. The delay of a 3D wire is then computed as follows:
D2(L) = nbu f · (D1(LFIX) + Dbu f) + Dr (32)
wherenbu f is the number of buffers in the wire andDr is the wire delay of the re-
maining length.
• 3D Wire Delay with TSV RC and with Buffer Insertion: If a wire is aPV wire whose
horizontal length is negligible [32], the delay of the wire is computed as follows:










+ NTS V · RTS V) ·Cdrv (33)
whereNTS V is the number of TSVs in the wire,RTS V is the TSV resistance, andCTS V
is the TSV capacitance.Π-model is used to convert TSV RC into an equivalent RC
model. In the above equation, buffers are not considered. If buffer insertion is taken










+ RTS V) · (
1
2
·CTS V+Cdrv) · NTS V
+(NTS V− 1) · Dbu f (34)
Delay computation forNPV wires whose horizontal length is not negligible [32] is
computed by combining Equation (31), (32), andΠ-model of TSV RC with wire RC
model.
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Table 11. Comparison of the maximum delay. ‘B.I.’ means ‘Buffer Insertion’. BIS1 is the Buffer
Insertion Scheme 1, and BIS2 is the Buffer Insertion Scheme 2 shown in Figure 24. ‘# B’ is the number
of buffers. (Design : # gates= 40M, # dies= 4, and # signal TSVs= 8.3M).
Delay of a 2D design [21] Delay of a 3D design (longest WL= 9.0mm)
TSV cap. ( longest WL= 14.6mm) Without TSV RC [33] With TSV RC
( f F) w/o B.I. BIS1 # B w/o B.I. BIS1 # B w/o B.I. BIS1 # B BIS2 # B
5 61.3 ns 5.29ns 9.8M 23.5 ns 3.24ns 4.94M 23.5 ns 9.22ns 11.8M 3.56ns 20.1M
20 24.0 ns 9.23ns 3.57ns
50 25.4 ns 9.24ns 3.61ns
(column #) (2) (3) (4) (5) (6) (7) (8) (9) (10) (11) (12)
0.38
Delay ratio (w/o B.I.) 1.00 0.38 0.39
0.41
1.74 0.67
Delay ratio (with B.I.) 1.00 0.61 1.74 0.67
1.75 0.68
Buffer count ratio 1.00 0.50 1.20 2.05
2D with BIS1



















3D with BIS1, with TSV R/C
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2D with BIS1










Figure 25. Delay distribution of 3D ICs (40M gates). (a) 3D with BIS1, w/o TSV RC, (b) 3D with BIS1,
with TSV RC, and (c) 3D with BIS2, with TSV RC. TSV capacitanceis 5 f F.
2.6.5 Simulation Results
2.6.5.1 Maximum Delay and Buffer Count
The first experiment is on maximum delay and buffer counts. Table 11 compares the max-
imum delay and buffer counts of 2D and 3D ICs. In case of 2D ICs, the 2D wirelength
prediction model in [21] is used for comparison. The 3D IC prediction is performed using
the TSV-aware 3D wirelength prediction model in [33], whereTSV RC parasitics are not
considered.
First, columns (2), (5), and (8) in Table 11 compare the maximum delay without buffer
insertion. The longest wire in 2D is about 14.6mmso that the delay in 2D is very high
(61.3ns) without buffer insertion. On the other hand, the longest wire in 3D is about
9.0mm so that the delay without TSV RC in 3D is much smaller (23.5ns) than the 2D













3D with 1 TSV (Cap:20 fF)
3D with 1 TSV (Cap:5 fF)
2D
3D with 2 TSVs (Cap:5 fF)
3D with 3 TSVs (Cap:5 fF)
Figure 26. Comparison of delay in various cases. Wirelengthin the x-axis does not include TSV height,
and it is assumed that TSVs are evenly distributed along a 3D net. The driver size is20×, and buffer




















































Figure 27. TSV RC vs Delay for each buffer size. (a)1× buffer, (b) 5× buffer, (c) 20× buffer
delay increases as TSV capacitance goes up. TSV resistance shows a similar trend, but the
results are not shown in the table for brevity. However, the eff ct of TSV RC on the longest
net is not significant because wire RC is much larger than that of TSVs in long nets.
Next, columns (3), (6), (9), and (11) in Table 11 compare the maxi um delay with
buffer insertion. The columns (4), (7), (10), and (12) compare the buffer usage for these
cases. The maximum delay in 2D becomes 5.29ns after buffer insertion. On the other
hand, the maximum delay in 3D becomes 3.24ns without TSV RC after buffer insertion.
The difference (2.05ns) is quite significant because the longest wire (9.0mm) in 3D is much
shorter than that (14.6mm) in 2D. The buffer count (4.94M) in 3D is also much smaller
than the buffer count in 2D (9.8M).
If TSV RC is considered during delay computation, the maximumdelay (∼ 9.2ns)
becomes much bigger than the case without TSV RC (3.24ns). Moreover, the maximum
delay is even bigger than the 2D case (5.29ns), and the buffer count (11.8M) increases
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Table 12. Comparison of the maximum delay and buffer counts in different circuit sizes. TSV resistance
is 100Ω and TSV capacitance is20f F. # dies= 4.
circuit longest wire 2D 3D w/o TSV RC 3D with TSV RC
area # gates 2D 3D w/o B.I. BIS1 # B w/o B.I. BIS1 # B w/o B.I. BIS1 # B BIS2 # B
400mm2 160M 29mm 18 mm 243ns 10.7 ns 64.2M 94.9 ns 6.60 ns 33M 95.6 ns 30.6 ns 62M 6.86ns 97M
225mm2 90M 22mm 14 mm 137ns 7.98ns 29.6M 53.1 ns 4.92 ns 15.3M 53.9 ns 18.5 ns 31M 5.18ns 50M
100mm2 40M 15mm 9 mm 61ns 5.29ns 9.78M 23.5 ns 3.24 ns 4.94M 24.0 ns 9.23ns 12M 3.57ns 20M
25mm2 10M 7.3 mm 4.4 mm 15.6 ns 2.61ns 1.38M 5.84 ns 1.57 ns 0.66M 6.11ns 3.12ns 2.28M 2.00ns 4.17M
1 mm2 0.4M 1.5 mm 0.8 mm 0.70ns 0.52ns 7.09K 0.25 ns 0.27 ns 1.90K 0.31ns 0.45ns 51.7K 0.45ns 103K
(column #) (2) (3) (4) (5) (6) (7) (8) (9) (10) (11) (12) (13) (14) (15)
160M 1.00 0.39 0.39
Ratio of 90M 1.00 0.39 0.39
delay 40M 1.00 0.39 0.39
w/o B.I. 10M 1.00 0.37 0.39
0.4M 1.00 0.36 0.44
160M 1.00 0.62 2.86 0.64
Ratio of 90M 1.00 0.62 2.32 0.65
delay 40M 1.00 0.61 1.74 0.67
with B.I. 10M 1.00 0.60 1.20 0.77
0.4M 1.00 0.52 0.87 0.87
160M 1.00 0.51 0.97 1.51
Ratio of 90M 1.00 0.52 1.05 1.69
buffer 40M 1.00 0.51 1.23 2.04
count 10M 1.00 0.48 1.65 3.02













Circuit size (# gates)
Figure 28. Circuit size vs maximum delay. # dies= 4.
significantly in BIS1 because a buffer is inserted right in front of a TSV. The increased
maximum delay (∼ 9.2ns) is mainly due toCMAX shown in Figure 24. Moreover, if a buffer
is not inserted in front of a TSV, the maximum delay becomes much bigger than 9.2ns.
In order to decrease the impact of TSV capacitance on the delay, a buffer is inserted
as an intermediate sink at another end of a TSV in BIS2 as shown in Figure 24, and the
maximum delay (∼ 3.6ns) finally becomes lower than the 2D case (5.29ns). However, the
buffer count increases significantly (20.1M).
Figure 25 shows the delay distribution of the four cases (column 3, 6, 9, 11) in Table
11. As expected, there are more wires having small delay in 3Dthan 2D. In addition, the
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Table 13. Total power (cell power+ interconnect power+ buffer internal power). unit: W. The ratios
of 3D to 2D are shown in the parentheses.
3D with TSV RC
Chip area 2D 3D w/o TSV RC TSV cap.= 5 f F TSV cap.= 20f F TSV cap.= 50f F
(mm2) # gates BIS1 BIS1 BIS1 BIS2 BIS1 BIS2 BIS1 BIS2
25.0 10M 73.5 63.7(−13.3%) 68.7(−6.53%) 72.4(−1.50%) 78.1(+6.26%) 81.8(+11.3%) 92.3(+25.6%) 96.0(+30.6%)
12.5 5M 33.7 30.4(−9.79%) 32.7(−2.97%) 34.5(+2.37%) 37.2(+10.4%) 39.0(+15.7%) 43.9(+30.3%) 45.7(+35.6%)
2.50 1M 6.16 4.43(−28.1%) 5.98(−2.92%) 6.27(+1.79%) 6.72(+9.09%) 7.01(+13.8%) 7.82(+26.9%) 8.11(+31.7%)
1.25 500K 2.71 2.69(−0.74%) 2.88(+6.27%) 3.02(+11.4%) 3.21(+18.5%) 3.35(+23.6%) 3.71(+36.9%) 3.85(+42.1%)
0.25 100K 0.49 0.50(+2.04%) 0.53(+8.16%) 0.55(+12.2%) 0.58(+18.4%) 0.60(+22.4%) 0.65(+32.7%) 0.67(+36.7%)
Table 14. Additional silicon area (inmm2) required for buffer insertion)
Chip area 2D 3D w/o TSV RC 3D with TSV RC
(mm2) # gates BIS1 BIS1 BIS1 BIS2
250.3 100M 64.0 33.0 66.1 106.8
125.1 50M 25.0 12.7 28.9 48.6
25.0 10M 2.63 1.24 4.28 7.83
12.5 5M 1.4 0.43 1.90 3.57
2.50 1M 0.07 0.03 0.29 0.56
1.25 500K 0.02 0.01 0.13 0.25
0.25 100K 0.0004 0.0001 0.02 0.04
green graph in Figure 25(b), which shows ‘3D with BIS1, with TSV RC’, has the biggest
delay becauseCMAX in the case is the biggest capacitance which a buffer should drive. The
discontinuities in Figure 25 are caused by buffer insertion.
2.6.5.2 Impact of TSV RC on Short and Medium Wires
The second experiment is on the impact of TSV RC on short and mediu wires. Figure 26
shows delays in various cases for short/medium wires in 2D and 3D. First of all, there exists
an intrinsic delay in a 3D net. This intrinsic delay cannot bedecreased further because
there exist TSVs in the net. Moreover, the intrinsic delay isstrongly related to the number
of TSVs used in a 3D net as well as TSV RC. For example, the intrinsic delay of ‘3D with
1 TSV’ is 3ps when the TSV capacitance is 5f F, and 9ps when the TSV capacitance is
20f F as shown in Figure 26. Similarly, the intrinsic delay of ‘3D with 3 TSVs’ is 9ps
when the TSV capacitance is 5f F.1
In addition, the minimum delay of ‘3D with 1 TSV (Cap:5f F)’ is 3ps, but this delay
corresponds to a 30µm-long wire in 2D. Similarly, the delay of a short 3D wire having three
1The intrinsic delay in Figure 26 is small because the driver size is 20×.
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TSVs (Cap:5f F) is 9ps, but this delay corresponds to a 90µm-long wire in 2D. Therefore
the following two cases have the same delay:
• Two gates are placed in 2D and their distance is 90µm.
• One gate is placed indie0, another gate is placed indie3 in 3D (so that there exist
three TSVs), their horizontal distance is almost zero, and the TSV capacitance is
5 f F.
In order to benefit from 3D design for this net, the two gates need to be connected through
less than three TSVs.
Figure 26 also shows that TSV RC needs to be considered in delaycomputation. Ac-
cording to the figure, using one TSV having bigger capacitance (20f F for example) could
be better than using three TSVs having smaller capacitance (5 f F for example) if TSVs are
distributed evenly.
The impact of TSV RC on the delay for each buffer size is also presented in Figure 27.
When the buffer size is small (∼ 1×), the delay changes in a wide range (10ps to 700ps)
as TSV capacitance varies from 1f F to 100f F. On the other hand, TSV resistance does
not have big impact on delay. For a medium-size buffer (∼ 5×), TSV capacitance again has
significant impact on delay, but the delay range (2psto 200ps) is smaller than that of the 1×
buffer case. The impact of TSV resistance in this case becomes bigger if TSV capacitance
is high. If the buffer size is big (∼ 20×), the impact of TSV RC becomes small as shown in
Figure 27(c).
2.6.5.3 Impact of TSV RC on Delay in Different Circuit Sizes
The third experiment is on the impact of TSV RC on delay in different circuit sizes. Table
12 compares the maximum delay and buffer counts for various circuit sizes. Columns (5),
(8), and (11) in Table 12 compare the maximum delay without buffer insertion. In all the
cases, the maximum delay of 3D ICs is much smaller than the maximum delay of 2D ICs
even when TSV RC is considered. This is again mainly due to the fact that wire RC is
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dominant in the longest wire. However, the difference between ‘2D w/o B.I.’ and ‘3D
w/o B.I. with TSV RC’ becomes smaller as the circuit size goes down.2D delay could
eventually be smaller than 3D delay if the circuit size is very small. This means that 1) 2D
ICs are superior to 3D ICs for small circuits, and 2) there exists a reversion point where 2D
designs become better than 3D designs or vice versa. Since TSVs are used only in 3D ICs,
the reversion point where 2D delay and 3D delay meet will increase as the TSV capacitance
increases as shown in Figure 28. For example, if the TSV capacit nce is 50f F, the circuit
should contain more than about 100k gates to benefit from 3D design.2
Columns (6), (9), (12), and (14) in Table 12 compare the maximum delay with buffer
insertion, and columns (7), (10), (13), and (15) compare buffer counts. Similarly as shown
in Table 11, buffer insertion schemes need to be considered carefully when TSV RC comes
into the delay computation. Moreover, the buffer delay also needs to be taken into account.
The delay of BIS1 and BIS2 (column 12,14) is worse than ‘w/o B.I.’ (column 11) for small
circuits in our simulation because our buffer insertion scheme is not flexible.
2.6.5.4 Impact of TSV RC on Power
The fourth experiment is on the impact of TSV RC on power. Table13 shows total chip
power which consists of cell internal power, interconnect power, and buffer internal power.
The power model presented in [34] is used to estimate interconnect power. Although the
total wirelength becomes shorter in 3D ICs, the total power of3D ICs could be greater
than that of 2D ICs due to the non-negligible TSV capacitance and the number of buffers
required to drive TSVs.
If TSV RC is ignored, power saving in 3D ICs is huge for medium-size or large circuits
(−9% to −28%) because the total wirelength of 3D ICs is much smaller than t e total
wirelength of 2D ICs. However, if TSV RC is considered, power consumption of 3D
ICs becomes bigger than 2D ICs unless TSV capacitance is small as shown in Table 13.
2The reversion point is dependent on TSV size, TSV RC, the number of dies, process technology,
buffer insertion schemes, etc.
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Therefore, power consumption of 3D ICs is expected to be greate than 2D ICs in general
unless few TSVs are used in 3D ICs or TSV capacitance is small (e.g. less than 2f F).
2.6.5.5 Impact of Buffer Insertion on Silicon Area
The fifth experiment is on the impact of buffer insertion on silicon area. Table 14 shows the
additional silicon area required for buffer insertion. The additional area for buffer insertion
in 2D ICs ranges from 2% for small circuits to 26% for big circuits compared to the original
chip area. On the other hand, the additional area for 3D ICs ranges from 20% for small
circuits to 40% for big circuits if BIS2 is used. This means that 3D IC is not suitable for too
big circuits in terms of additional silicon area required for buffer insertion. Therefore, 3D
ICs are suitable for medium or big circuits with respect to silicon area (Table 14), power
consumption (Table 13), and the maximum delay (Figure 28) inthe current assumptions
and parameter settings.
2.7 Summary
This chapter presents TSV-aware analytical models predicting wirelength distribution of
gate-level and block-level 3D ICs. A few parameters are newlyintroduced during the
derivation of the models to explain characteristics of 3D ICs. The simulation results show
that wirelength overhead caused by TSVs is not negligible, so the TSV count should be un-
der control during TSV insertion in the design of 3D ICs. Earlydesign exploration helping
decision making for moving from 2D ICs to 3D ICs is also presented. With the TSV-aware
wirelength distribution models, the impact of TSV parasitic RC on delay and power con-
sumption of 3D ICs is also studied. The simulation results show that TSV capacitance is
not negligible and it affects delay and power consumption of 3D ICs significantly. Since
the impact of TSV RC on delay and power consumption of 3D ICs is not negligible, 3D
designs could be worse than 2D designs unless buffers are inserted properly and the TSV
count is controlled well. Therefore, proper buffer insertion algorithms for 3D ICs need to
be developed considering non-negligible TSV RC. In addition,TSV-count-aware physical
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ANALYTICAL MODELING OF THROUGH-SILICON-VIA
CAPACITIVE COUPLING
Driven by the need for performance improvement, a large number of universities and com-
panies are actively researching three-dimensional integra d circuit (3D IC), which is ex-
pected to lead to shorter total wirelength, higher clock frequency, and lower power con-
sumption than 2D IC [33, 2, 11]. In 3D IC, multiple dies are stacked, and vertical inter-
connections between dies are realized by through-silicon vias (TSVs). These TSVs play a
central role in replacing long interconnects found in 2D ICs with short vertical intercon-
nects. Shortened wires will result in lower wire delay, thereby improving performance.
In addition, it is also possible with 3D heterogeneous integration to stack disparate tech-
nologies to provide a 3D structure with heterogeneous functio s including logic, memory,
MEMS, antennas, display, RF, analog/di ital, sensors, and power conversion and storage.
Therefore universities and companies have been actively developing TSV manufacturing
and die-to-die bonding technologies [35, 36, 37, 38, 39, 40]. Moreover, various work on
utilizing TSVs for physical design has also been proposed recently [41, 42].
The basic electrical characteristics of TSVs such as resistance, capacitance, and induc-
tance have also been investigated in the literature to provide circuit designers with physical
analyses of TSVs and ranges of their values [43, 44, 45, 46, 30]. One of the results to
notice is that TSV coupling capacitance is very big (tens of femto-farads) [44] so that it
has huge impact on timing and interconnect power [32, 47]. Therefore, computer-aided de-
sign (CAD) tools are required to compute TSV coupling capacitan e quickly but accurately
during placement, routing, and optimization of timing and power in 3D ICs.
TSV-to-TSV (or TSV-to-wire) coupling capacitance is affected by TSV-to-TSV (or
TSV-to-wire) distance, TSV and wire dimensions, the numberof surrounding TSVs and
wires, and their spatial distribution. It is therefore almost impossible to use look-up tables
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(a) face-to-face (b) face-to-back (a) back-to-back
Figure 29. Three types of die bonding (face-to-face, face-to-back, and back-to-back) and two types of
TSVs (via-first and via-last).
to compute TSV capacitance quickly because too many variables exist. In addition, it is also
almost impossible to use field solvers for TSV capacitance computation during placement,
routing, or optimization of timing and power because field solvers require non-negligible
amount of computation time.
3.1 Preliminaries
3.1.1 TSV Formation and Die Bonding
Figure 29 shows three types of die bonding and two types of TSVs. Under the via-first
technology, devices and TSVs are fabricated first, metal layers are deposited, and then dies
are bonded. Therefore, TSVs in via-first technology are surrounded by other TSVs laterally
and by wires vertically. In via-last technology, on the other and, devices and metal layers
are fabricated first, TSVs are fabricated through all the layers from the substrate to the
topmost metal layer, and then dies are bonded. Therefore, TSVs in via-last technology are
surrounded by other TSVs laterally and by wires laterally and vertically.
3.1.2 TSV Coupling Capacitance
TSV coupling capacitance consists mainly of two componentsas follows:
• Capacitive coupling (CTW in Figure 30) between a TSV and wires surrounding the
TSV. These wires exist on top or bottom of TSVs in via-first case shown in the
















Figure 30. Left: Capacitive coupling in via-first TSV technology. Right: Capacitive coupling in via-last
TSV technology.
Figure 31. Left: TSV RC model. Right: Simplified TSV RC model.
neighboring wires in metal layers.
• Capacitive coupling (CTT in Figure 30) between two TSVs.
To analyze physical phenomena between two TSVs in the substrate, previous models
presented in the literature are reviewed. Figure 31(a) showa TSV RC model presented
in [46, 48] 1. In the model, two TSVs are connected by a series connection of Cdep, a
parallel connection ofCsi andRsi, andCdep. The impedance of the parallel connection of





whereCsi andRsi are capacitance and resistance of the silicon substrate resp ctively. If the
substrate is pure silicon substrate or high-resistivity substrate (HRS) so thatRsi is high,Zsi
in Equation (35) is determined primarily byCsi. In this case, this model can be simplified
by removingRsi. The simplified model is shown in Figure 31(b) which is the interest of
this project2.
1The model shown here is a simplified model obtained by ignoring TSV inductance.
2If the substrate resistivity is low, substrate resistance should not be ignored in Equation (35).
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Figure 32. Capacitance of multiple wires on ground plane.
In this simplified model, the liner capacitance between a TSVand the silicon substrate
is also ignored. The reason is because it is assumed that the liner is very thin so that the
liner capacitance is very high compared to the TSV-to-TSV coupling capacitance, and the
focus of this project is on high frequency ranges. If more accurate models are required,
capacitance formulas presented in [30] can be used for the liner capacitance computation.
3.1.3 Basic Formulas for Capacitance Computation
3.1.3.1 Multiple Wires on Ground Plane
In 3D IC layouts, multiple wires go over a TSV which can be considered as a ground plane.
Therefore, capacitance formulas for multiple wires laid ona ground plane are reviewed.
Figure 32 shows the side view of wires and a ground plane, and [49] shows capacitance
formulas for multiple wires on a ground plane as follows:








cw−g = ca,w−g + 2 · cf ,w−g (38)
Cw−g = Lwire · cwire (39)
whereW is the wire width,T is the wire thickness,H is the spacing between a wire and the
ground plane,ca,w−g is the area capacitance3 per unit length between the bottom surface of
the wire and the top surface of the ground plane,cf ,w−g is the fringe capacitance per unit
length between a sidewall of the wire and the top surface of the ground plane, andεdi is the
dielectric constant of the dielectric material.cw−g, the coupling capacitance per unit length
3Area capacitance is the capacitance between two parallel plat s.
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Figure 33. Various fringe capacitances.
Figure 34. Fringe capacitances when surrounding wires exist.
between a wire and the ground plane, is the sum of one area capacitance and two fringe
capacitances as shown in Figure 32.Cw−g is the final total coupling capacitance between a
wire and the ground plane when multiple wires exist.
3.1.3.2 Fringe Capacitance
Formulas of fringe capacitances between two wires are present d in [50], and the geometry
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√
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√







whereW is the metal width,T is the metal thickness,H is the vertical spacing, andS is
the horizontal spacing.csw,top is the capacitance per unit length between the sidewall of the
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Figure 35. Multiple dielectric materials in a parallel plate capacitor.
upper wire and the top surface of the lower wire.ctop,top is the capacitance per unit length
between the top surfaces of the upper and lower wire.ccorner is the capacitance per unit
length between the two corners. If there are surrounding wires as shown in Figure 34, it is
necessary to multiplycsw,top by η0 shown in Equation (44) to account for new distribution
of electric field [50].
3.1.3.3 Multiple Dielectric Materials
When multiple dielectric materials exist between two parallel p ates as shown in Figure 35,
its capacitance is computed by the following equation:
















whereε0 is the vacuum permittivity,εnew is the relative permittivity of the parallel plate
capacitor,S is the area of the parallel plate,n is the number of dielectric layers,ti is
the thickness ofi-th dielectric layer, andεr, j is the dielectric constant ofj-th dielectric
layer [51].
3.1.3.4 Capacitance between Two Surfaces
csw,top in Equation (40) is valid when two wires are in the geometric relation shown in
Figure 33. If two surfaces are not in this geometric relation, however,csw,top cannot be
applied directly to compute the coupling capacitance of thetwo surfaces. Figure 36 shows
an example where the geometric relation between the two surfaces F1 and F2 is different
from the geometric relation in Figure 33.
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Figure 36. Capacitance between two surfaces.
In this case, a simple approximation technique is used as follows. First, a flat equipoten-
tial plane is found between the two metal surfaces. Then, thecoupling capacitance between
a metal surface and the equipotential plane (Ct1 andCt2 in the figure) is computed. Finally,
the coupling capacitance between the two metal surfaces is computed by the series connec-
tion of the two coupling capacitances. In Figure 36, for example, the coupling capacitance
between two metal surfaces F1 and F2 is computed by assuming the equipotential planePeq
and computingCt1 andCt2 usingcsw,top. The final coupling capacitance between F1 and F2
is the capacitance of the series connection ofCt1 andCt2.
To validate the approximation, capacitance computation bythis technique is applied to
several randomly-generated geometries and its results arecompared against Raphael [31]
simulation. The error is around 10% but this is tolerable because absolute values of this
kind of fringe capacitance are much smaller than TSV-to-TSVcoupling capacitance or
TSV-to-wire area capacitance.
3.2 Analytical Modeling of TSV Capacitance
3.2.1 TSVs with Top and Bottom Neighbors
One of major challenges in the computation of TSV-related capa itances is in identifying
different capacitive components. Therefore, all capacitive components in a regular TSV
structure are identified in this section. A TSV in the regularTSV structure is surrounded
by eight other TSVs and top (and bottom) wires as shown in Figure 37 (a). Table 15 shows
variables and constants used in the formulation of capacitances.
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(a) capacitive components with top and/or bottom wires (b) capacitive components of Ctop,1 (c) capacitive components of Ctop,2
(d) capacitive components of Cside,1 (e) capacitive components of Cside,2 (f) capacitive components of Ccoupling
Figure 37. Capacitive components of TSVs with top and bottomneighboring wires.
3.2.1.1 Modeling Ctop,1
Ctop,1 is the capacitance between the top surface of a TSV and the wires on top of the TSV
as shown in Figure 37 (b). Table 16 shows the variable settings forCarea,1 andCfr,1. Ctop,1 is
computed as follows:
Carea,1 = carea,1 ·WTSV
Cfr,1 = cfr,1 ·WTSV
Ctop,1 = Nw · (Carea,1 + 2Cfr,1) (47)
whereCarea,1 is the coupling capacitance between the bottom surface of the wires and the
top surface of the TSV,Cfr,1 is the coupling capacitance between the sidewalls of wires and
the top surface of the TSV.carea,1 is computed by pluggingWw, Sw, andHw into W, S, and
H respectively in Equation (36), and pluggingSw2 , 0,Tw, Hw, 0, andSw into W, S, T, H, S1,
andS2 respectively in Equation (40) and Equation (44). Table 16 shows these substitution
settings.
3.2.1.2 Modeling Ctop,2
Ctop,2 is the capacitance between a sidewall of the TSV and the outside wire pieces which
are actually connected to wires on top of the TSV as shown in Figure 37 (c). Lfr,1 is
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Table 15. Variables and constants used in capacitance extraction
WTSV TSV width (assuming TSVs are square-shaped)
HTSV TSV height (length in z-direction)
STSV spacing between two TSVs
Ww metal wire width
Sw spacing between two parallel metal wires
Tw metal wire thickness
Hw spacing in z-direction between two adjacent metal layers








Lfr,1 effective length affecting fringe capacitance of a TSV
(= 0.4 · STSV2 ) (see Figure 37 (c), (d), (e))
Lfr,2 effective length affecting fringe capacitance of a TSV
(= 0.4 · STSV−2·Smin2 ) (see Figure 38 (d), (e))
Smin minimum spacing between a metal wire and a TSV




(see Figure 38 (e))
HINT height of interconnect layers between TSVs (see Figure 38 (a))
Wmis =WTSV·misalignment ratio. (see Figure 38 (f))
determined empirically, and Table 16 shows the variable settings forCfr,2 andCfr,3. Ctop,2 is
computed as follows:
Cfr,2 = cfr,2 ·Ww
Cs1 = cs1 ·
STSV
2
, Cs2 = cs2 ·
Sw
2
, Cfr,3 = Cs1//Cs2
Ctop,2 = Nw · [Cfr,2 + 2 ·Cfr,3] (48)
whereCfr,2 is the coupling capacitance between the bottom side of a wireand a sidewall of
the TSV, andCfr,3 is the coupling capacitance between sidewalls of wires and asi ewall of
the TSV.
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Table 16. Variable settings. C.F. means ‘capacitance function’. Series means the components are con-
nected in series (e.g.,cfr,3 is computed by the series connection ofcs1 and cs2.)
Series C.F. W S T H S1 S2
Ctop,1 carea,1 ca,w−g Ww - - Hw - -
cfr,1 cf ,w−g - - Tw Hw - -
Ctop,2 cfr,2 csw,top Lfr,1 Hw
STSV










2 0 - -
Cside,1 cfr,4(m) csw,top
Lfr,1
2·Mw Hw + (2m− 1)
Lfr,1






Ww m · Sw + (m− 1)Ww - -




2 0 - -
cs4(m) csw,top
Lfr,1
2·Mw Sw + (2m− 1)
Lfr,1
2·Mw Ww m · Sw + (m− 1)Ww - -
cfr,7(m) cs5 csw,top
Sw





2 0 - -
cs7 csw,top
Lfr,1
2·Mw Sw + (2m− 1)
Lfr,1
2·Mw Sw m · Sw + (m− 1)Ww - -





2 Smin 0 Sw
csw,2 csw,top
Hw
2 0 Ww Smin 0 Hw
Cside,4 carea,3 ca,w−g Tw - - Smin - -
csw,3 csw,top
Hw
2 0 Ww Smin 0 Hw
Cside,5 csw,4 csw,top Lfr,2 0
STSV−2Smin













Ww Smin +m ·Ww + (m− 1)Sw - -
Cm2 csw,top Wmis STSV-Wmis Wmis 0 - -
3.2.1.3 Modeling Cside,1
Cside,1 is the capacitance between a sidewall of the TSV and side wires as shown in Fig-
ure 37 (d). Table 16 shows the variable settings forCside,1. Cside,1 is computed as follows:
Cfr,4(m) = cfr,4(m) ·WTSV





(Cfr,4(m) + 2 ·Cfr,5(m)) (49)
whereCfr,4(m) is the coupling capacitance between the bottom side of them-th wire and
the facing wall of the TSV, andCfr,5(m) is the coupling capacitance between the sidewalls
of them-th wire and the facing wall of the TSV.
3.2.1.4 Modeling Cside,2
Cside,2 is the capacitance between a sidewall of the TSV and side wires in non-overlapped
regions as shown in Figure 37 (e). Table 16 shows the variablesettings forCside,2. Cside,2 is
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computed as follows:




Cs5 = cs5 ·
STSV
2
, Cs6 = cs6 · Sw








[Cfr,6(m) + 2 ·Cfr,7(m)] (50)
whereCfr,6(m) is the coupling capacitance between the bottom side of them-th wire and
the facing sidewall of the TSV, andCfr,7(m) is the coupling capacitance between sidewalls
of them-th wire and the facing sidewall of the TSV.
3.2.2 Modeling of TSV-to-TSV Coupling Capacitance
Capacitive coupling exists between two adjacent TSVs. This coupling capacitanceCTT be-
tween two TSVs consists of two components. The first component is the coupling capaci-
tance (Cc1 in Figure 37 (f)) between the sidewalls of the TSVs, and the second component
is the coupling capacitance (Cc2 in Figure 37 (f)) between the corners of the TSVs.Cc1 is
computed as follows:
Cc1 = εdi
(HTSV − 2 · Lfr,1) ·WTSV
STSV
(51)
ccorner in Equation (42) which will be used for the computation ofCc2 is dependent onS/H.
If H andS are constants,ccorner also becomes a constant. In our case, however, the width,
height, and spacing of TSVs vary in a wide range. Therefore, aproportional constant,





















Lastly,CTT is computed by the following equation:
CTT = 4(Cc1+Cc2) (54)
3.2.2.1 Impact of TSV Liner
It is required to consider multiple dielectric materials when TSV-to-wire fringe capacitance
or TSV-to-TSV coupling capacitance is computed because multiple dielectric materials ex-
ist between two conductors. In this case, the capacitance formula shown in Equation (46)
is used to take multiple dielectrics into account. In our simulation, the impact of TSV
liner is neglected because it is assumed that TSV liner is very thin (approximately 0.1µm)
compared to TSV-to-wire or TSV-to-TSV distance, thusεnew in Equation (46) is dominated
mainly by ILD and substrate. If TSV liner thickness is not negligible, however, Equa-
tion (46) needs to be applied so that multiple dielectric materi ls are considered.
3.2.2.2 Metal Wires Connected to TSVs
If a metal wire on top of a TSV is connected to the TSV in Figure 37 (a), the coupling
capacitance between the wire and the TSV should be subtracted from the TSV capacitance.
In this case, however, wire-to-wire coupling capacitances( a,w−w) shown in Figure 32 needs
to be added to the TSV capacitance. The wire-to-wire coupling capacitance is computed
by the following formula [49]:














whereW is the wire width,T is the wire thickness,H is the spacing between a wire and
the ground plane, andS is the spacing between two adjacent wires.
3.2.3 TSVs with Top, Bottom, and Side Neighbors
Figure 38 (a) shows capacitance components when a TSV is surrounded by neighboring
wires vertically and laterally.
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(a) capacitive components w/ top, bot, surrounding wires (b) capacitive components of Cside,3
(d) capacitive components of Cbm (e) capacitive components of Cbm (f) capacitive components under misalignment
(c) capacitive components of Cside,4
Figure 38. Capacitive components of TSVs with top, bottom, and side neighboring wires.
3.2.3.1 Modeling Cside,3
Cside,3 consists of three componentsCarea,2, Csw,1, andCsw,2 as shown in Figure 38 (b).
Table 16 shows the variable settings for these three components. Cside,3 is computed as
follows:
Carea,2 = carea,2 · Tw
Csw,1 = csw,1 · Tw, Csw,2 = csw,2 ·Ww
Cside,3 = Nw · (Carea,2 + 2 ·Csw,1 + 2 ·Csw,2) (56)
whereCarea,2 is the coupling capacitance between facing sidewalls of a wire and the TSV,
andCsw,1 andCsw,2 are the coupling capacitances between a sidewall of a wire and the
facing sidewall of the TSV.
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3.2.3.2 Modeling Cside,4
Cside,4 consists of two componentsCarea,3 andCsw,3 as shown in Figure 38 (c). Table 16
shows the variable setting for these two components.Cside,4 is computed as follows:
Carea,3 = carea,3 ·WTSV
Csw,3 = csw,3 ·WTSV
Cside,4 = Carea,3 + 2 ·Csw,3 (57)
whereCarea,3 is the coupling capacitance between a sidewall of a wire and the facing side-
wall of the TSV, andCsw,3 is the coupling capacitance between the top surface of a wire
and the facing sidewall of the TSV.
3.2.3.3 Modeling Cbm
M1 layer has no additional metal layers below it, so the coupling capacitanceCbm between
an M1 wire and a sidewall of a TSV is computed as follows:
Csw,4 = csw,4 ·Ww
Cside,5 = Nw ·Csw,4 (58)
Csw,5(m) = csw,5(m) ·WTSV





(Cside,5 + 2 ·Cside,6) (59)
Cbm = 2 · (Cside,5 +Cside,6) (60)
whereCsw,4 andCsw,5(m) are the coupling capacitances between the bottom side of wires
and the facing sidewall of the TSV, andCsw,6(m) is the coupling capacitance between a side-
wall of them-th wire and the facing sidewall of the TSV as shown in Figure 38 (d) and (e).
Lfr,2 is determined empirically.
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3.2.3.4 Modeling CTT
Lastly,CTT is computed as follows:
Cc3 = εdi







· HTSV · Kcorner
CTT = 4(Cc3+Cc4) (61)
whereCc3 is the coupling capacitance between two TSVs placed in parallel, ndCc4 is the
coupling capacitance between two TSVs placed diagonally.
3.2.4 Modeling of Misalignment
Misalignment between TSVs occurs due to imperfectness of die aligning [52]. Therefore,
TSV capacitance modeling under misalignment is shown in this section. Figure 38 (f)
shows a model for misalignment. In this model, it is assumed that the capacitance near the
bonding layer is not affected by surrounding wires of TSVs for simplification.
In Figure 38 (f),Cm1 is computed by the area capacitance equation, andCm2 is computed
by Table 16 and the following equation:
Cm2 = cm2 ·WTSV (62)
wherecm2 is the coupling capacitance between the top surface of a TSV and the facing
sidewall of its neighboring TSV.
3.3 TSV Capacitance Extraction and Simulation
Synopsys Raphael simulation is run on a SUN UltraSPARC-II 400MHz machine with 4GB
main memory. Wire width is 0.2µm, wire thickness is 0.36µm, wire-to-wire spacing is
0.2µm, and wire-to-TSV spacing is 0.3µm. Liner thickness is 0.1µm.
3.3.1 TSVs with Top and Bottom Neighbors
The first comparison is on a structure composed of TSVs with top and bottom neighboring
wires. The Raphael simulation structure for this comparisonconsists of nine TSVs forming
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Table 17. Comparison of capacitances for TSVs with wires above and below the TSVs under perfect
TSV-to-TSV alignment. The computation time of our model is negligible for all the cases.W is the TSV
width, S is the TSV-to-TSV spacing,H is the TSV height, andR is the runtime of Raphael in minutes.
TSV dimension
TSV capacitance (f F)
Breakdown of capacitive components
R(µm) Raphael Our model
W S H Raphael Our model Error CTT Ctop Cside CTT Ctop Cside
5
5
5 8.868 9.389 5.88% 14.86% 53.3% 31.84% 15.72% 56.21% 28.07% 3
20 18.336 19.102 4.18% 57.04% 26.12% 16.84% 58.57% 27.63% 13.8% 3
50 37.033 37.129 0.26% 78.69% 12.94% 8.37% 78.69% 14.21% 7.10% 4
100 68.227 67.174 −1.54% 88.36% 7.04% 4.60% 88.22% 7.86% 3.92% 4
10
20 15.706 15.939 1.48% 29.17% 32.01% 38.82% 32.5% 39.07% 28.43% 6
50 27.984 29.615 5.83% 60.15% 17.97% 21.88% 63.67% 21.02% 15.31% 6
100 48.437 49.301 1.78% 76.97% 10.39% 12.64% 78.18% 12.63% 9.19% 7
10 10
10 26.079 27.210 4.34% 7.45% 62.55% 30.01% 10.85% 65.32% 23.83% 15
20 32.645 32.752 0.33% 22.91% 50.59% 26.50% 25.94% 54.26% 19.80% 16
50 51.392 52.644 2.44% 50.84% 32.19% 16.97% 53.92% 33.76% 12.32% 16
100 82.570 82.689 0.14% 69.40% 20.03% 10.57% 70.66% 21.49% 7.85% 19
20 20
20 81.140 82.352 1.49% 3.59% 72.54% 23.86% 7.17% 74.16% 18.67% 20
50 101.040 99.679 −1.35% 19.41% 58.98% 21.61% 23.31% 61.27% 15.42% 23
100 132.188 133.222 0.78% 38.48% 45.06% 16.46% 42.62% 45.84% 11.54% 24
50
25
50 403.026 385.697 −4.30% 7.22% 80.77% 12.01% 9.80% 81.88% 8.32% 60
100 454.968 441.124 −3.04% 17.82% 71.54% 10.64% 21.14% 71.59% 7.27% 64
200 558.915 542.651 −2.91% 33.11% 58.23% 8.66% 35.89% 58.20% 5.91% 110
50 50 398.710 386.463 −3.07% 1.41% 83.21% 15.37% 3.82% 84.60% 11.58% 120
Table 18. Comparison of capacitances for TSVs with wires above, below, and in the side of the TSVs
under perfect TSV-to-TSV alignment. The computation time of our model is negligible for all the cases.
W is the TSV width, S is the TSV-to-TSV spacing,H is the TSV height, andR is the runtime of Raphael
in minutes.
TSV dimension TSV capacitance Breakdown of capacitive components
R(µm) ( f F) Raphael Our model
W S H Smin Raphael Our model Error CTT Ctop Cinter CTT Ctop Cinter
5 5
5 0.5 8.055 8.572 6.03% 0.46% 40.28% 59.26% 0.13% 43.52% 56.35% 120
20 1.0 16.280 15.570 −4.36% 50.92% 21.92% 27.16% 48.59% 20.11% 31.30% 120
50 2.0 33.751 35.115 4.04% 81.32% 11.76% 6.92% 80.63% 10.72% 8.65% 120
100 2.0 64.799 67.581 4.29% 90.27% 6.13% 3.60% 93.98% 5.23% 0.79% 143
10 5 10 1.0 24.174 24.981 3.23% 15.75% 52.61% 31.64% 16.41% 50.48% 33.11% 300
a 3× 3 array and wires above and below the TSVs as shown in Figure 37(f) and (a).
The capacitance of the center TSV is computed and compared under the assumption that
all other TSVs and wires are grounded. Table 17 shows capacitnces for various TSV
dimensions.
It is observed that the relative difference between Raphael and our modeling is less
than 5.88% for all the cases and the average error is 2.51% which is very small. The
breakdown of capacitive components is also shown in the table to show that our model
for each capacitance component is accurate. In the table,CTT is the TSV-to-TSV coupling
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capacitance,Ctop is the coupling capacitance between a TSV and wire pieces right above
the TSV (= Ctop,1 + Ctop,2), andCside is the coupling capacitance between a TSV and wire
pieces outside the top surface of the TSV (= Cside,1 + Cside,2). The difference between
Raphael simulation and our model is again very small, which show that our model is
highly accurate. Moreover, the result shows thatCtop andCsideare not negligible when TSV
is relatively short compared to the TSV width. Therefore, itis required to consider TSV-to-
wire capacitance for the computation of TSV capacitance. Raphael runtime is much higher
but the computation time of our model is negligible.
3.3.2 TSVs with Top, Bottom, and Side Neighbors
The second comparison is on a structure composed of TSVs withtop, bottom, and side
neighboring wires. The Raphael simulation structure for this comparison consists of nine
TSVs forming a 3× 3 array and wires above, below, and in the side of the TSVs as shown
in Figure 37 (f) and Figure 38 (a). The capacitance of the center TSV is computed and
compared under the assumption that all other TSVs and wires are grounded. Table 18
shows that the difference between Raphael simulation and our model is less than 6.03%
for all cases and the average error is 4.39% which is acceptable for fast estimation of
TSV capacitances. The breakdown of capacitive components also shows that our model
is highly accurate in computing individual capacitive components as well. In Table 18,
Cinter is the sum ofCside,3, Cside,4, andCbm. Regarding computation time, Raphael runtime
is excessively high since many wires exist in this simulation structure. Moreover, Raphael
simulation could not be performed on more complicated structu es due to its huge memory
requirement (more than 6 to 8GB).
3.3.3 TSV under Misalignment
The third comparison is on TSVs under misalignment. The Raphael simulation structure
contains nine TSVs on a 3× 3 array and another 9 TSVs on top of these TSVs with mis-
alignment. The simulated values are the capacitances of thecent r TSV. Table 19 shows the
62
Table 19. TSV capacitance under misalignment.MTS V is the misalignment ratio. Capacitance values
are reported in f F. The unit of width, spacing, and height isµm.
Width Spacing Height MTSV Raphael Our model Error
5 5
5
0% 6.412 6.475 0.98%
5% 6.269 6.449 2.87%
10% 6.348 6.438 1.42%
20% 6.504 6.469 −0.54%
50
0% 64.117 64.753 0.99%
5% 62.485 64.726 3.59%
10% 62.642 64.716 3.31%
20% 63.061 64.747 2.67%
20 20
20
0% 25.647 25.901 0.99%
5% 25.078 25.795 2.86%
10% 25.393 25.752 1.41%
20% 26.017 25.876 −0.54%
50
0% 64.117 64.753 0.99%
5% 62.581 64.646 3.30%
10% 62.898 64.604 2.71%
20% 63.709 64.728 1.60%
50 50 100
0% 128.234 129.506 0.99%
5% 125.201 129.239 3.23%
10% 125.914 129.133 2.56%
20% 128.303 129.443 0.89%
comparison. The result shows that the capacitance change due to misalignment is not sig-
nificant if the misalignment ratio is less than 20%. The relative difference between Raphael
simulation and our model is less than 3.59% for all the cases. If a rough approximation for
misalignment is sufficient,Cm2 can be neglected. However, includingCm2 results in more
accurate capacitance values.
3.3.4 Impact of TSV Capacitance on Delay
As TSV capacitance is not negligible, the impact of TSV capacitan e on delay is presented
in this experiment. Table 20 shows ratios of TSV capacitanceto wire capacitance. When
the wirelength (L) is short (up to 100µm), TSV capacitance is much bigger than wire ca-
pacitance. For instance, the capacitance of a TSV whose width is 5µm, spacing is 5µm,
and height is 50µm is 8.5× bigger than the capacitance of a wire whose length is 50µm.
Similarly, TSV capacitance is 22.82× bigger than wire capacitance when the TSV width is
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Table 20. Comparison between TSV capacitance and wire capacitance. The ratio of TSV capacitance
to wire capacitance is reported. Wire width is0.2µm, wire thickness is0.36µm, horizontal wire spacing




50 4.37 8.50 15.38
width : 5µm 300 0.73 1.42 2.56
spacing : 5µm 1000 0.22 0.43 0.77
2000 0.11 0.21 0.38
5000 0.04 0.09 0.15
50 18.85 22.82 30.50
width : 20µm 300 3.14 3.80 5.08
spacing : 20µm 1000 0.94 1.14 1.52
2000 0.47 0.57 0.76
5000 0.19 0.23 0.30
<0 TSV> <1 TSV> <3 TSVs>
Schematics :
Equivalent RC tree :
Figure 39. Schematics for the delay simulation in Table 21.CTSV is the total capacitance (the sum of
TSV-to-wire coupling capacitances and TSV-to-TSV coupling capacitances) of a TSV.
20µm, TSV-to-TSV spacing is 20µm, the TSV height is 50µm, and the wirelength is 50µm.
As the wirelength goes up, on the other hand, wire capacitance be omes much bigger than
TSV capacitance.
Next, the impact of TSVs on 3D interconnect delay is presented. In our SPICE simula-
tion, a signal goes through a wire, one TSV (or three TSVs), and then another wire whose
length is same as that of the first wire as shown in Figure 39. Table 21 shows the delay
values for various TSV dimensions. When the wirelength is short, the number of TSVs in
the interconnect (1 vs 3 TSVs) affects the delay significantly. For instance, the delay of
“3 TSVs” case is 2.06× to 2.81× bigger than “1 TSV” case whenL is 50µm. However,
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Table 21. Delay of 3D interconnects. Schematics for this simulation are shown in Figure 39. All the
delay values are scaled to the boldface case.
TSV dimensions
w = 5µm w = 10µm w = 20µm
s= 5µm s= 10µm s= 20µm
h = 20µm h = 100µm h = 50µm
L(µm) 0 TSV 1 TSV 3 TSVs 1 TSV 3 TSVs 1 TSV 3 TSVs
50 0.32 1.00 2.06 2.83 7.86 3.35 9.41
300 1.65 2.23 3.39 4.17 9.20 4.68 10.75
1000 5.39 5.98 7.14 7.92 12.97 8.44 14.53
2000 10.78 11.37 12.54 13.32 18.40 13.84 19.97
5000 27.31 27.91 29.10 29.90 35.06 30.42 36.65
Table 22. TSV-to-TSV coupling capacitance vs. TSV MOS capacitance. These numbers do not include
TSV-to-wire capacitance.w is TSV width, h is TSV height, ands is TSV-to-TSV spacing.
TSV dimensions (inµm) MOS cap. Coupling cap.























the impact of TSVs decreases as the wirelength increases becaus long wires have larger
parasitic capacitance than TSVs so that wire capacitance becomes dominant in long wires.
3.3.5 Comparison Between TSV Coupling and MOS Capacitance
In previous work such as [30, 44], TSV MOS capacitance is usedfor TSV capacitance.
Therefore, TSV coupling capacitance is compared to TSV MOS capa itance in this sec-
tion. Table 22 compares the TSV-to-TSV coupling capacitance with TSV MOS capacitance
computed by capacitance equations presented in [30]4. It is observed from the table that
the coupling capacitance is smaller than MOS capacitance. For example, when the TSV
width is 10µm and the TSV height is 50µm, MOS capacitance is 74.3 f F but the coupling
4TSV-to-wire coupling capacitance is not included here.
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Figure 40. An example layout of a 3D IC designed by 3D IC designmethodology presented in [11].
Via-first TSVs are used and two dies are stacked with face-to-back bonding. Bright rectangles are TSV
landing pads (TSVs exist inside landing pads), and dark rectangles are standard cells.
Figure 41. Zoom-in shot of Figure 40. Bright big rectangles are TSV landing pads (TSVs exist inside
landing pads), and thin vertical lines above TSVs are metal wires.
capacitance is 21. f F when the TSV-to-TSV spacing is 20µm. The results indicate that
using MOS capacitance is not accurate because it does not take TSV-to-TSV capacitive
coupling into account.
3.4 Analyzing More General Layouts
The focus in previous sections is on two regular TSV structures, where a given TSV is
surrounded by eight neighboring TSVs and full of wires above, below, and in the side of the
TSVs. In real layouts, however, this kind of regular TSV arrangement rarely happens unless
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Figure 42. A general layout where TSVs are placed irregularly. The capacitance ofTP is computed.
highly regular TSV placement is used as presented in [11]. Figure 40 shows an example
layout in which there are 152K cells and 428 TSVs, and Figure 41 shows a zoomed-in
layout. It is observed that regular TSV structures do not occur in this layout. Rather, it
is required to handle more general layouts. Therefore, a methodology for the analysis of
general layouts is presented and its results are compared against Raphael simulation.
The first step used to compute TSV capacitance for irregularly-placed TSVs is to sort
TSVs as follows. A horizontal line (l0) is drawn so that it passes through the center of TP,
and a line (ln) connecting the centers of TP and Tn is also drawn as shown in Figure 42. The
TSVs are sorted in the ascending order of the angle betweenl0 andln, denoted byθn. The
range ofθn is greater than or equal to 0 (rad) and less than 2π (rad).
After sorting TSVs,meaningful TSVsfor the given target TSV, TP, are extracted. A
meaningful TSVis a TSV, Tn, satisfying the following two conditions:
Distance condition : The distance from TP to Tn is less than a distanceDMAX pre-
determined empirically. For instance, the area capacitance between the facing sidewalls of
two TSVs at a distance ofd is approximately 1f F, DMAX is set to bed.
Visibility condition : Tn is visible from TP. Tn is said to be visible from TP if the
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Figure 43. Capacitance computation for a pair of TSVs. If there exists anx- or y- overlap, Cparallel,
Csw,top, and Ctop,top are applied as shown in (a). If there is no overlap,Ccorner and Csw,top are applied as
shown in (b) and (c).
following inequality is satisfied:
|θm− θm+1| ≥ θMIN (63)
wherem is the TSV index, andθMIN is the pre-determined angle (0.1π in our simulations).
If two adjacent TSVs in the sorted TSV list violate the visibility condition, the TSV having
shorter distance from TP is set to be ameaningful TSVand the other TSV is eliminated
from the list. The sorted TSV list is circular. For instance,the angular difference between
T8 and T1 in Figure 42 is computed to determine if one of them is ameaningful TSVor not.
TSVs that do not satisfy the distance condition are excludedduring capacitance com-
putation. The reason is that the coupling capacitance between TP and Tn becomes too small
if they are separated by a large distance. For instance, T4 in Figure 42 is excluded due to
violation of the distance condition.
TSVs that do not satisfy the visibility condition are also excluded during capacitance
computation. They are excluded because electric field diverging from TP does not reach
Tn if another TSV exists in between TP and Tn. For instance, T7 in Figure 42 is excluded
because|θ6 − θ7| is less thanθMIN and T7 is farther away from TP than T6.
3.4.1 Capacitance Computation for Meaningful TSVs
After the extraction of the list of meaningful TSVs, the capacit nce of TP is computed
by summing the coupling capacitance between TP and each meaningful TSV, Tn. The
computation step is as follows. If there is an overlap inx- or y- coordinates of TP and Tn
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Figure 44. Two general (= non-regular) example layouts. The total number of TSVs is eight. The
electric potential of one of them (= red square) is set toVDD, while that of all others are set to0.
as shown in Figure 43 (a), the parallel capacitance equationis applied to the overlapped
region. For non-overlapped regions,Csw,top andCtop,top are applied.
On the other hand, if there is no overlap inx- or y- coordinates of TP and Tn as shown in
Figure 43 (b),CcornerandCsw,top are applied. WhenCsw,top is applied, the relative position of
Tn and Tn+1 (or Tn−1) is also considered as shown in Figure 43 (c). If Tn+1 (or Tn−1) blocks
the path of the electrical field diverging from TP to a sidewall of Tn, Csw,top is not applied
for the sidewall of Tn.
3.4.2 Simulation Results
Simulation structures for the capacitance extraction on general layouts are constructed as
follows. TSVs are first distributed in a fixed-size window as shown in Figure 44. Then a
TSV among the distributed TSVs is chosen and its potential isset to be VDD while the po-
tentials of all other TSVs are set to be zero. For a randomly-generated layout, 1) the capac-
itance of the red TSV is obtained by our capacitance estimation program, 2) the structure
is converted into Raphael input format, 3) the capacitance ofthe red TSV is computed by
Raphael, and 4) the two capacitance values are compared. Figure 44 shows two example
layouts. Each square represents a TSV, and the electric potential of green squares is set to
zero while that of red square is set to VDD.
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Table 23 shows the average relative errors between Raphael simulation and our model
on random structures. For each simulation set (e.g., 5µm width and minimum spacing,
50µm height, and total six TSVs in the layout), 20 random structures are generated, errors
for each structure are computed, and finally average and maximum errors out of 20 errors
are obtained. In all the cases, the errors are less than 18.91% and the average error ranges
between 8.18% and 11.86%, which is acceptable for fast estimation for quick full-chip
timing analysis and layout optimization. The runtime of Raphel simulation is negligible
when there are few objects and the layout boundary is small. However, it takes several
seconds to compute coupling capacitances when there are more than ten objects and the
layout boundary is large. Since this is the extraction runtime for one TSV, the actual runtime
becomesN times longer when there existN TSVs. On the other hand, our capacitance
estimation is extremely fast. This clearly shows the eff ctiveness of our model for the fast
estimation of TSV coupling capacitance.
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3.5 Summary
The TSV coupling capacitance model in this chapter providesfast estimation of capacitance
of TSVs surrounded by wires and other TSVs. The error betweenthe model and Synopsys
Raphael simulation on the two regular structures remains less than 6.03%, and the aver-
age error on more general structures is around 11.86%. However, this analytical model
requires a fraction of Raphael simulation runtime to computethe coupling capacitance.
Therefore, this fast and relatively accurate analytical model will enable more accurate TSV
computation during design and optimization of 3D ICs.
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CHAPTER 4
THE DESIGN OF GATE-LEVEL 3D INTEGRATED CIRCUITS
Three-dimensional integrated circuits (3D ICs) are emerging as a natural way to over-
come interconnect scaling problems in 2D ICs. 3D ICs benefit from smaller footprint area
than 2D ICs and from vertical (z-direction) interconnections between different dies [9, 33].
Small footprint area of 3D ICs allows gates to be placed closer, th eby leading to shorter
wirelength than 2D ICs. Vertical interconnections by Through-Silicon-Vias (TSVs) also
help shorten wirelength because gates can be placed on top ofeach other in different dies,
eliminating the need of long cross-chip interconnects existing in 2D ICs. This shorter wire-
length helps alleviate routing congestion as well as crosstalk and noise problems. There-
fore, 3D ICs are expected to replace 2D ICs in the coming future.
Although TSVs can alleviate congestion, reduce wirelength, and improve performance,
they occupy non-negligible silicon area. Excessive or ill-placed TSVs not only increase
die area, but also have negative impact on these objectives in 3D ICs [33]. Therefore,
CAD tools for 3D ICs should carefully consider the impact of TSVs during placement and
routing. Depending on their type, via-first TSVs interfere with device layer, whereas via-
last TSVs interfere with both device and metal layers (see Figure 45). A typical size of
via-first TSVs ranges from 1µm to 5µm, whereas that of via-last TSVs ranges from 5µm to
20µm [35]. These TSVs are much larger than wires, local vias, and gates, thus care must
be taken to consider the impact of TSV usage on the layout of each die in a 3D stack. Most
previous work on 3D IC CAD tools [26, 53], however, ignores eith r the sheer size of TSVs
or the fact that TSVs interfere with gates and wires.
In this research, a new force-directed 3D placement algorithm s proposed. Two dif-
ferent TSV handling schemes, namely “TSV-site” and “TSV co-placement”, are also in-
troduced. Since the TSV-site scheme requires assignment of3D nets to TSVs, two TSV
assignment algorithms are also developed. In addition, theplacement and TSV assignment
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via-first TSV             via-last TSV          top-down view of via-first TSV
substrate substrate
Figure 45. Via-first and via-last TSVs
algorithms are integrated into a commercial tool. This new tool flow generates GDSII-level
3D layouts that are fully validated. Based on these GDSII layouts, various studies on the
impact of TSVs on 3D IC layouts are presented and demonstrated.
4.1 Preliminaries
4.1.1 Maximum Allowable TSV Count
TSVs occupy significant silicon area. However, previous researches on 3D placement and
routing did not consider this fact. For example, the authorsof [26] used 18,519 TSVs for
ibm01 circuit which has 12,282 cells. If the average cell area is 2µm2 in 45nmtechnology,
the total cell area becomes 24,564µm2. If a TSV occupies 10µm2, the total TSV area
becomes 185,190µm2, which is 7× bigger than the cell area. Similarly, the authors of [53]
used about 15,000 TSVs for ibm01, which is not a realistic number.
Since the smallest 2D chip area is simply the total cell area,the maximum TSV count
such that the chip area of a 3D IC is less than a pre-defined number can be computed
easily. For instance, the maximum TSV count,NTSVmax, based on 2D and 3D chip areas can
be calculated by
NTSVmax = (A3D − A2D)/ATSV , (64)
whereA3D is the sum of the area of all dies in a 3D IC,A2D is the area when the circuit
is designed in 2D, andATSV is the area required by a TSV. If Equation (64) is applied to
ibm01 in 45nmtechnology with 10µm2 TSV area, andA3D = 1.5×A2D, the maximum TSV
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Figure 46. Two 3D IC design flows developed in this project. (a) TSV co-placement, (b) TSV-site
count is approximately 1,200. This result means that the total die area of the 3D IC willbe
greater than 1.5× A2D if more than 1,200 TSVs are used.
4.1.2 Wirelength and TSV Count Trade-Off
TSVs help reduce wirelength because long wires in 2D ICs can beshortened by placing
cells in a net on top of each other in different dies and connecting them with TSVs. How-
ever, TSVs have two negative impacts on the layout. First, they occupy silicon area, and
interfere with cells, thereby spreading cells out so that the average distance between cells
does not decrease as much as expected [33]. Second, TSVs contribute to routing congestion
because they need to be connected to other cells. This impactbecomes severe for via-last
TSVs [22, 23] because these TSVs go through all metal layers (and device layers plus the
bulk), and become routing obstacles. Therefore, designershave to wisely control the TSV
usage [32]. In this project, the number of TSVs is controlledduring partitioning.
4.1.3 3D IC Design Flow
Two 3D IC design flows, namely TSV co-placement and TSV-site,ar devised in this
project as shown in Figure 46. These flows are developed in such a way that existing 2D
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routing tools can be re-used while TSVs are handled effici ntly. The following shows the
two 3D IC design flows.
Partitioning : In the first stage of both design schemes, cells in the 2D netlist are dis-
tributed intoNdie dies by a modified FM partitioning. During the partitioning,the cutsize is
controlled to obtain the desired number of TSVs. The output of this stage is the 3D netlist
in which some of the 2D nets (nets having all their cells in a die) of the original design
become 3D nets (nets having their cells in different dies). After partitioning is completed,
the minimum number of TSVs to be inserted is computed. Althoug multiple TSVs can be
used for a 3D net to connect cells in two adjacent dies, only one TSV is used for a 3D net
between two adjacent dies.
TSV insertion and placement in TSV co-placement scheme: In TSV co-placement
scheme, TSVs are added into the 3D netlist during TSV insertion stage, and then cells and
TSVs are placed simultaneously during 3D placement. The output of the 3D placer is a
DEF file for each die.
TSV insertion and placement in TSV-site scheme: In TSV-site scheme, TSVs are
pre-placed uniformly on each die in TSV insertion stage, andthen cells are placed in the
3D placement stage. During 3D placement, pre-placed TSVs are treated as placement
obstacles because there should not be any overlap between a TSV nd a cell. An additional
stage, TSV assignment, is needed after 3D placement to determine which pre-placed TSVs
belong to which 3D nets. Then, 3D netlists are updated to reflect th assigned TSVs.
Routing: After generating DEF and netlist files for each die, Cadence SoC Encounter [28]
is used to route each die. Routing is done separately for each die because each die has its
own netlist and cell positions. To facilitate TSV manipulation by Cadence SoC Encounter,
a “TSV cell” is defined and used as if it is a standard cell.
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4.2 3D Placement Algorithm
4.2.1 Overview of Force-Directed Placement
In quadratic placement, a placement result is computed by minimizing the quadratic wire-
length functionΓ, which can be expressed as
Γ = Γx + Γy, (65)
whereΓx andΓy are wirelength along x- and y-axis. BecauseΓx andΓy are independent,
they can be separately minimized to obtain the minimum ofΓ. The following description





xTCxx + xTdx + constant, (66)
wherex = [x1 · · · xN]T is a vector representing the x-position ofN cells being placed,Cx
is an N × N matrix representing the connection among the cells along x-axis, anddx =
[dx,1 · · · dx,N]T is a vector representing the connection to fixed pins along x-axis. Element
cx,i j of Cx matrix is the weight of connection between celli and cell j, and elementdx,i is
the negative weighted position of fixed pins connected to cell i. The minimum ofΓx can
be obtained by setting its derivative to zero. Therefore, thcell placement along x-axis is
computed by solving
Cxx + dx = 0. (67)
Quadratic placement can be viewed as an elastic spring system wh nΓ is considered as
the total spring energy of the system. Because the derivativeof a spring energy is a force,
the derivative ofΓx in Equation (66) can be view as a net forcefnetx as
fnetx = ∇xΓx = Cxx + dx, (68)
where∇x = [∂/∂x1 · · · ∂/∂xN ]T is the vector differential operator. At equilibrium,fnetx is
zero, resulting in minimumΓx, but cells can be crowded in few area of the chip, resulting
in high cell overlap.
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Move force is density-based force that spreads cells away from high cell density area
to low cell density area to reduce cell overlap. Move force in[54] is defined for 2D ICs.
In 3D placement, move force is modified to support cell overlap emoval in 3D ICs. Hold
force is used to decouple each placement iteration from the previous iteration. It cancels
out net force that pulls cells back to the placement in initial iteration, and can be written as
fholdx = −(Cxx′ + dx), (69)
wherex′ = [x′1 · · · x′N]T is a vector representing the x-position of cells from the previous
placement iteration. When no move force is applied, hold force holds cells being placed
into their position.
Total forcefx is the summation of net force, move force, and hold force. Thetotal force
is set to zero,




x = 0, (70)
to get the placement result with minimal wirelength and somecell overlap reduction for
each placement iteration.
4.2.2 Overview of a 3D Placement Algorithm
Our 3D placement algorithm is divided into three phases: initial placement, global place-
ment, and detail placement.
In the first phase, the initial placement is computed by solving Equation (67). The initial
placement result contains high cell overlap, which will be reduced in each global placement
iteration in the second phase by introducing move force and hol force in Equation (70),
and solving the equation. Global placement continues untilthe amount of remaining cell
overlap becomes low. Then, detailed placement starts in thethird phase to legalize the
result from global placement using a greedy algorithm.
4.2.3 Placing Cells in 3D ICs
It is not possible to extend the 2D force-directed quadraticplacement algorithm to 3D
placement algorithm simply by adding z-axis variable in Equation (65). The reason is that
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all the fixed pins in 3D ICs are on the C4-bump side, resulting in placing all the cells at the
same z-position,z = 0, in the initial placement [53]. Therefore, the force-directed quadratic
placement algorithm in [54] is extended by exploiting the fact that cells are already assigned
into dies by the partitioner and not moving them across dies during placement.
Move force in [54] is modified to support placing cells in 3D ICs. Because cell overlap
on all dies are different, move force for a cell is computed based on the cell overlap of the
die on which the cell is being placed.
The placement problem is formulated as a global electrostatic problem by treating cell
area as positive charge and chip area as negative charge. Theplacement densityD on died

























is the cell density at position (x, y) computed by using only cells being





is the chip capacity scaled to match total area of cells
being placed on the die.















The negative gradient ofΦ indicates in which direction and how fast the cell at that positi n
should move. Move force is modeled by connecting celli to its target point ˚xi with a spring















where x′i is the x-position of celli being placed on died from the previous placement
iteration. Therefore, for celli, move forcef movex,i = ẘi(xi − x̊i), wherexi is the x-position of
cell i being placed. Move forcefmovex is finally defined for 3D ICs by


























Figure 47. Splitting 3D net into subnets (side view)
whereC̊x is a diagonal matrix of ˚wi, x = [x1 · · · xN]T is a vector representing the x-position
of N cells being placed, and̊x = [ x̊1 · · · x̊N]T is a vector representing the target x-position
of the cells.
4.2.4 Placing TSVs in TSV Co-placement Scheme
In TSV co-placement scheme, a TSV is treated as a cell being placed. Therefore, our
3D placement algorithm is modified to place TSV cells in TSV co-placement scheme.
After adding the minimum number of TSV cells into the netlist, the total number of cells











in Equation (71). The resultingx vector obtained from solving Equation (67)
and (70) also includes the x-position of TSV cells.
4.2.5 Net Splitting
During wirelength computation, net splitting is used to compute wirelength more accu-
rately as shown in Figure 47. Wirelength computation withounet splitting is based on the
projection of the cell locations in all dies onto a 2D plane. On the other hand, wirelength
computation with net splitting is based on the projection ofthe cell locations in each die
onto its own 2D plane. Therefore net splitting during wirelength computation gives us more
accurate wirelength estimation.
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Figure 48. Cost computation for each combination of TSVs in three dies (side view). (a) wirelength=
2L for (T1,T6), (b) wirelength = L for (T3,T6)
4.2.6 Pre-placing TSVs in TSV-site Scheme
In TSV-site scheme, TSVs are pre-placed into placement areabefore the original cells
are placed. Therefore, pre-placed TSVs are treated as placement obstacles. Although the
total number of cells being placed is not updated, and the resulting x vector obtained from
solving Equation (67) and Equation (70) still includes onlythe x-position of the original












TSVs are evenly pre-placed as placement obstacles in rows and columns in this scheme.
Placement obstacles can be handled naturally by the mean of placement density in [54]. By
including the area of pre-placed TSVs when computing placement density, move force is
altered in such a way that it drives cells being placed away from pre-placed TSVs.
4.3 TSV Assignment
TSV assignment problem is to assign 3D nets to TSVs for given sets of dies, 3D nets,
placed cells, and placed TSVs so that the total wirelength of3D nets is minimized. The
constraints are: (1) a TSV cannot be assigned to more than one3D net, and (2) a 3D net
should use one TSV between two adjacent dies.
4.3.1 Optimum Solution for TSV Assignment
A Binary Integer Linear Programming (BILP) formulation to findthe optimum solution of
TSV assignment for two dies was already shown in [55]. Since the number of binary integer
variables in the formula was too big, the authors in [55] introduced heuristic algorithms
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based on neighborhood search.
If more than two dies exist and a 3D net spans in more than two dies, combinations
of TSVs in different dies should be considered for cost computation (see Figure 48). In
Figure 48(a),T1 andT6 are assigned to the 3D net, and the cost (=wirelength) is approx-
imately 2L. On the other hand,T3 andT6 are assigned to the 3D net in Figure 48(b), and
the cost is approximatelyL. AlthoughT6 is used in both cases, its contributions to the cost
are different. Therefore, the cost should be computed for each combination of TSVs.
The optimum solution of TSV assignment for the case of more than two dies is found


























xi,k,p ≤ 1 (p = 1, · · · ,NTSV) (77)
whereN3DNet is the total number of 3D nets,NTSV is the total number of TSVs,CBi is the
total number of combinations of TSVs for the 3D netHi, anddi,k,p is the cost when the
k-th combination is used for the 3D netHi. Here,xi,k,p is 1 if (1) the 3D netHi uses the
combinationCBk, and (2) the combinationCBk uses the TSVTp, and otherwisexi,k,p is 0.
Equation (76) denotes that a 3D net uses only one combination, nd Equation (77) denotes
that a TSV is assigned to at most one 3D net.
The number of variables in this problem is also very big because all possible combi-
nations for all 3D nets should be considered. In addition, the number of combinations is
still big even when available TSVs for a 3D net are limited to TSVs inside a small window.
For example, if a 3D net spans in four dies, and the window contains 20 TSVs in each
die, 8,000 combinations are available for the net. Moreover, limiting he window size may
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Figure 49. MST-based TSV assignment (side view)
Figure 50. TSV assignment based on 3D Placement (top view)
result in the infeasibility of BILP. Therefore, two heuristic algorithms are introduced in this
project.
4.3.2 MST-based TSV Assignment
In this method, minimum spanning tree (MST) is used for TSV assignment as shown in
Figure 49. After constructing MST for a 3D net, the nearest TSV to the shortest edge
is selected. Then, this process is iterated for the next shortest edge until all the dies are
connected by TSVs. In Figure 49, the shortest edge spans in all the three dies so that the
nearest TSV in each die is assigned to the edge.
MST-based TSV assignment is a sequential (net by net) method. Therefore, the order
of nets for assignment becomes important because 3D nets assigned at the beginning have
more available TSVs. In our method, 3D nets are sorted in the asc nding order of bounding-
box size because a net which has a large bounding box containing many TSVs inside has
more choices for its TSVs.
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Table 24. Benchmark Circuits
Circuit # gates # TRs # nets Profile
Ind 1 16K 137K 12K Microprocessor
Ind 2 15K 106K 15K Inverse DCT
Ind 3 16K 134K 16K Microprocessor
Ind 4 20K 146K 20K Microprocessor
Ind 5 30K 317K 30K Arithmetic Unit
ethernet 77K 729K 77K Ethernet IP Core
RISC 88K 775K 89K Microprocessor
b18 104K 728K 104K Microprocessor Cores
desperf 109K 823K 109K DES (Data Encryption Standard)
b19 169K 1.29M 169K Microprocessor Cores
Table 25. Wirelength of our 3D placement with and without net-splitting
without with
Circuit net-splitting (µm) net-splitting (µm) Dif.(%)
Ind 1 444,867 408,713 −8.13%
Ind 2 309,936 288,143 −7.03%
Ind 3 305,961 308,006 +0.67%
Ind 4 405,010 393,215 −2.91%
Ind 5 658,886 584,024 −11.36%
ethernet 1,538,792 1,406,073 −8.62%
RISC 2,225,730 2,025,187 −9.01%
b18 2,610,358 2,683,424 +2.80%
desperf 2,362,977 2,199,149 −6.93%
b19 4,612,405 4,364,694 −5.37%
Average −5.59%
4.3.3 Placement-based TSV Assignment
In this method, the assignment problem is solved by 3D placement algorithm. The placed
cells, however, become fixed cells at this time, and TSVs becom movable cells. The
assignment is done in two steps - global and detailed. Figure50 shows how TSVs are
assigned by 3D placement. The global assignment is done by 3Dglobal placement. Dur-
ing this step, TSVs are placed by force-directed quadratic method regardless of TSV-site
locations. After global placement is done, the detailed assignment is performed by cell
snapping. In this step, each TSV is assigned to each TSV-site.
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TSV co-placement                                                                      TSV site 
Figure 51. Cadence SoC Encounter snapshot of the bottommostdie of Ind2 designed by TSV co-
placement and TSV-site methods. Routing for 3D nets are shown in blue.
Table 26. Comparison of wirelength (WL), the minimum number of metal layers (ML), runtime for
placement, and total silicon area for 2D and 3D (4 dies) design for IWLS 2005 benchmarks and indus-
trial circuits. Cell occupancy is 80%, and the number of 3D nets was set to be3% to 5% of the number
of total nets during partitioning. The numbers in parentheses are ratios to 2D.
our 2D our 3D
Circuit WL (µm) # ML runtime (s) Area (µm2) WL (µm) # ML runtime (s) Area (µm2) # TSVs
Ind 1 397, 015 (1.0) 5 85 (1.0) 44, 944 (1.0) 399, 924 (1.01) 4 93 (1.10) 69, 696 (1.55) 1, 700
Ind 2 334, 648 (1.0) 4 72 (1.0) 44, 944 (1.0) 284, 340 (0.85) 4 53 (0.73) 58, 564 (1.30) 1, 302
Ind 3 287, 587 (1.0) 4 71 (1.0) 48, 841 (1.0) 300, 781 (1.05) 4 81 (1.14) 69, 696 (1.43) 798
Ind 4 411, 993 (1.0) 4 157 (1.0) 63, 001 (1.0) 388, 315 (0.94) 4 101 (0.64) 80, 656 (1.28) 1, 016
Ind 5 703, 461 (1.0) 5 189 (1.0) 103, 684 (1.0) 582, 603 (0.83) 4 188 (1.00) 147, 456 (1.42) 2, 789
ethernet 1, 534, 386 (1.0) 4 1, 289 (1.0) 293, 764 (1.0) 1, 401, 059 (0.91) 4 1, 287 (1.00) 341, 056 (1.16) 3, 866
RISC 1, 976, 549 (1.0) 4 880 (1.0) 314, 721 (1.0) 2, 001, 986 (1.01) 4 727 (0.83) 386, 884 (1.23) 4, 438
b18 2, 415, 867 (1.0) 5 1, 459 (1.0) 338, 724 (1.0) 2, 683, 424 (1.11) 4 1, 134 (0.78) 495, 616 (1.46) 10, 404
desperf 2, 445, 398 (1.0) 5 1, 367 (1.0) 327, 184 (1.0) 1, 911, 731 (0.78) 4 950 (0.69) 386, 884 (1.18) 3, 856
b19 3, 986, 586 (1.0) 5 2, 642 (1.0) 580, 644 (1.0) 3, 945, 515 (0.99) 4 2, 173 (0.82) 712, 336 (1.23) 8, 497
4.4 Simulation Results
IWLS 2005 benchmarks [29] and several industrial circuits are used for 3D placement.
They are listed in Table 24. 45nm technology is also used for experiments. TSV cell size
is 2.47µm× 2.47µm.
4.4.1 Net-splitting Results
The first experiment is on the eff ctiveness of net-splitting for wirelength computation. Ta-
ble 25 shows the wirelength comparison. Although “without net-splitting” is better for two
circuits, “with net-splitting” is generally better, and the average improvement is 5.59%. The






































Figure 52. Wirelength distribution of (a) des perf, where the die width is572µm in 2D design and311µm







































Figure 53. Wirelength vs # TSVs of (a) desperf, and (b) b19 for 2D and 3D (4 dies) designs
more accurately in a 3D view so that it makes our placer reducethe total wirelength more
effectively. For the rest of the experiments, therefore, net-spli ting is used for wirelength
estimation.
4.4.2 Wirelength and Runtime Comparison
The second experiment is on the comparison of wirelength andru time of 2D and 3D
placement algorithms. Table 26 shows wirelength and runtime of our 2D placement and
3D placement results. The wirelength reduction in non-microprocessor circuits is 10% to
20% in 3D. However, it was not possible to benefit from 3D design in terms of wirelength
for microprocessors.
To figure out the reasons, wirelength distributions are shown in Figure 52 for desperf
which is a non-microprocessor circuit, and for b19 which is aset of microprocessors. As
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Figure 54. Wirelength vs # dies of desperf in 3D design
# dies































Figure 55. Die area and # TSVs of desperf in 3D design
shown in Figure 52, long interconnections of desperf in 2D become shorter in 3D. The
longest wire of desperf in 2D design is about 1000µm-long, whereas the longest wire in
3D design is about 320µm-long. This effect obviously comes from smaller footprint area
than 2D design and connections in z-direction.
On the other hand, long interconnections of b19 in 2D do not become shorter in 3D.
Since partitioning is used as a pre-process for 3D placement, the min-cut 4-way partitioning
results show that the cut size of desperf is 1,613(1.47%) out of 109,415 nets, whereas the
cut size of b19 is 253(0.15%) out of 169,470 nets. This cut size means that b19 is highly
modulized so that the total wirelength cannot be reduced much if min-cut partitioning is
used.
Runtime of 3D placement is smaller than 2D placement. The reason is that 3D place-
ment results have smaller number of overlaps than 2D placement results because each die
in 3D ICs has less number of cells to be placed. Since force-directed quadratic placement
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Table 27. Comparison of wirelength of TSV co-placement, TSV-site placement with MST-based TSV
assignment, and TSV-site placement with placement-based TSV assignment. The numbers in the
parentheses are ratios to TSV co-placement.
Wirelength (µm)
TSV-site
Circuit TSV co-placement MST-based Placement-based
Ind 2 284,340 (1.0) 310,677 (1.09) 312,423 (1.10)
ethernet 1,401,059 (1.0) 1,513,381 (1.08) 1,554,960 (1.11)
desperf 1,911,731 (1.0) 2,197,209 (1.15) 2,228,375 (1.17)
Runtime for assignment (s)
Ind 2 - 0.08 34
ethernet - 2.86 188
desperf - 1.13 290
algorithm spends a significant portion of its runtime in removing overlaps, having less
number of cells in a die improves runtime.
4.4.3 Metal Layers and Silicon Area Results
The third experiment is on the number of metal layers and silicon area. Since 3D design has
smaller footprint area than 2D design, and each die has less number of cells, the number
of metal layers required for 3D design could be smaller than tt for 2D design. Table 26
shows the comparisons of the minimum number of metal layers in 2D and 3D designs.
While all the circuits are routable with 4 metal layers in 3D designs, some of the 2D designs
are not routable with 4 metal layers because of congestion (DRC errors). The benefit of the
decreased number of metal layers in 3D design comes from TSV insert on which results in
the increase of the silicon area. Table 26 also shows how mucharea in 3D design increased.
4.4.4 On Wirelength vs # TSVs
The fourth experiment is on relationships between wirelength and the number of TSVs.
Figure 53 shows the results for desperf and b19. The wirelength of desperf in 3D design
monotonically increases as the TSV count increases. This result indicates that the addi-
tional TSVs do not help wirelength reduction much. They rather increase die area thereby
increasing the wirelength. On the other hand, the wirelength of b19 in 3D design generally
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increases at first as the TSV count increases, but it saturates after all. From this, it is ob-
served that using too many TSVs will eventually increase thedie area, which will result in
wirelength increase.
4.4.5 On Wirelength and Die Area vs # Dies
The fifth experiment is on relationships of wirelength, die ar a, and the number of dies.
In this experiment, the number of dies (Ndie) is varied from 2 to 16, and wirelength, die
area, and the number of TSVs are recorded. The wirelength of desperf in 3D design
dramatically decreases asNdie increases up to 4, then it saturates or slightly goes up as
shown in Figure 54. IfNdie increases more, the TSV count and die area will go up as shown
in Figure 55. In other words, increasingNdie is helpful at first, but becomes not helpful as
Ndie goes up because 1) the TSV count increases, 2) the increased TSV count leads to the
increase of die area, and 3) some of the 2D nets do not need to be3D n ts. This trend may
not be applicable to all the 3D designs. However, using a small number of TSVs is helpful
if partitioning is used as a pre-process for 3D placement.
4.4.6 TSV Co-placement vs TSV-site
The final experiment is on the comparison of TSV co-placementand TSV-site. Table 27
shows wirelengths of TSV co-placement and TSV-site. The wirlength increase of TSV-site
placement with MST-based TSV assignment compared to TSV co-placement is 8% to 15%,
whereas the wirelength increase of TSV-site placement withplacement-based TSV assign-
ment is 10% to 17%. Runtime overhead is a few seconds for MST-based TSV assignment
and a few minutes for placement-based TSV assignment. Althoug TSV co-placement was
better than TSV-site with respect to wirelength, TSV-site has its own advantages which are
“better heat dissipation and stronger package bonding” according to [55].
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4.5 Summary
In this chapter, two 3D IC design flows, TSV co-placement and TSV site, are proposed.
In the TSV co-placement design scheme, gates and TSVs are plac d simultaneously. In
the TSV site design scheme, on the other hand, TSVs are uniformly placed and then gates
are placed while the pre-placed TSVs are treated as obstacle. Th TSV assignment step,
which assigns 3D nets to pre-placed TSVs, follows the gate placement in the TSV site
design scheme. For 3D placement, an existing force-directed 2D placement algorithm is
extended to 3D. Two TSV assignment algorithms, 3D MST-basednd 3D placement-based
algorithms, are also developed for the TSV site design scheme. The simulation results show
that the proposed design methodologies and algorithms effectively insert and place TSVs.
3D IC layouts generated by the proposed algorithms have shorter wirelength and use fewer
metal layers although the die area slightly increases becaus of TSV insertion. Timing and
power of 3D designs are worse than those of 2D designs for small circuits, but the opposite
results are observed for large circuits.
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CHAPTER 5
THE DESIGN OF BLOCK-LEVEL 3D INTEGRATED CIRCUITS
As 2D ICs are designed at various design levels such as block level and gate level, 3D ICs
can also be designed at various design levels. In the core-level 3D IC design, existing 2D
IC layouts are put together, signal, power/ground, thermal, and dummy TSVs are inserted,
and each die is fabricated, stacked, and bonded. The primaryerit of the core-level design
is that 2D CAD tools can be fully utilized to design each die andreuse highly-optimized
2D IC layouts.
In the block-level 3D IC design, 3D floorplanning is performed with existing 2D blocks,
TSVs are inserted into whitespace, and dies are fabricated,s acked, and bonded. The
primary merit of the block-level design is that existing higly-optimized blocks can be
reused without major modification. Since re-designing and re-optimizing each block in a
3D fashion is very costly, using existing well-designed blocks is inevitable in the 3D IC
design.
In the gate-level 3D IC design, the whole design is flattened,gates and TSVs are placed
in 3D, and dies are fabricated, stacked, and bonded. Since the gate-level 3D IC design
provides the highest degree of freedom on gate and TSV locations, previous works focus
on the gate-level 3D IC design. However, re-designing a whole circuit in the gate-level 3D
IC design significantly increases design cost. In addition,pre-bond testing is also becoming
a serious overhead in this design level [56].
One of the most important issues in the 3D IC design is that locati ns of signal TSVs
have a huge impact on the design quality. Ill-placed signal TSVs cause long detours, so
the performance of 3D ICs having poorly-placed TSVs could be worse than that of 2D
ICs. Therefore, signal TSV locations should be taken into account in the 3D IC design.











(b) HPWL-3D = 2d+ΣHPWL(BBi)
TSV landing pad (MTOP)Block TSV landing pad (M1)
Figure 56. Wirelength metrics for a 3D net. (a) HPWL based on 2Dbounding boxes. (b) HPWL based
on subnet construction.d is the vertical length of a TSV.
ICs [11, 57, 1, 58], few work inserts signal TSVs physically inthe block-level 3D IC de-
sign [59, 3, 60]. In addition, some of these block-level 3D ICdesign works do not use
realistic wirelength metrics, so they significantly underestimate total wirelength. Further-
more, they do not consider multiple signal TSV insertion, which is essential for wirelength
minimization. In this research, therefore, design methodologies and algorithms are devel-
oped for signal TSV planning in the block-level 3D IC design.
5.1 3D Wirelength Metrics
In this section, 3D wirelength metrics are reviewed and a more accurate wirelength metric
is proposed for use in the multiple TSV insertion. The following terminologies distinguish
two signal TSV insertion methods.
• Single TSV insertion: Only one TSV is inserted to connect blocks placed in two
adjacent dies.
• Multiple TSV insertion : Multiple TSVs are inserted to connect blocks placed in
two adjacent dies if inserting multiple TSVs reduces the total wirelength further.
5.1.1 3D Half-Perimeter Wirelength Based on Bounding Boxes
One simple way to compute the wirelength of a 3D net is to construct a3D bounding box
containing blocks and TSVs in the 3D net and sum the width, theheight, and the vertical
length of the 3D bounding box. This wirelength metric is called HPWL-3DBB(HPWL
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based on a 3D bounding box). [59, 3] use this wirelength metric. However, HPWL-3DBB
significantly underestimates the wirelength.
Another way to compute the wirelength of a 3D net is to construct 2D bounding boxes
containing blocks and TSVs in each die in the 3D net. After 2D bounding box construction
in each die, the HPWL of each 2D bounding box and the vertical length of a TSV multi-
plied by the number of TSVs are summed. This wirelength metric is calledHPWL-2DBB
(HPWL based on 2D bounding boxes). Figure 56(a) shows an example of HPWL-2DBB. If
the single TSV insertion is used, HPWL-2DBB produces the most accur te HPWL-based
3D wirelength.
5.1.2 Subnet-based 3D Half-Perimeter Wirelength
If the multiple TSV insertion is used, HPWL-2DBB computes the wirelength of a 3D net
inaccurately. In fact, the multiple TSV insertion splits a 3D net into multiple subnets as
shown in Figure 56(b). In this case, each subnet has its own bou ding box, so the total
wirelength of a 3D netHi can be computed more accurately as follows:
HPWL-3D(Hi) = d · NTSV,i +
∑
HPWL(BBi, j) , (78)
whered is the vertical length of a TSV,NTSV,i is the total number of TSVs used for netHi,
and HPWL(BBi, j) is the HPWL of the 2D bounding box of thej-th subnet ofHi. HPWL-3D
also computes the wirelength of the single TSV insertion accurately.
5.2 Signal TSV Planning
Figure 57 shows the proposed signal TSV planning flow for the block-level 3D IC design.
It is assumed that 3D floorplans are given. For a given 3D floorplan, TSV locations mini-
mizing wirelength are found regardless of locations of avail ble whitespace. To find TSV
locations, a 3D rectilinear Steiner tree (RST) is constructed for each 3D net, a bottom-up
breadth-first search is applied to the 3D RST to find a die span ofeach Steiner point, and
TSV locations are determined.
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A given 3D floorplan
Estimate TSV locations
Assign TSVs to existing whitespace blocks
(global TSV assignment)
Assign TSVs to empty TSV slots in each










Final floorplan, TSV locations, and subnets
Best?
Stop?
Figure 57. The proposed signal TSV planning flow.
In general, floorplanners generate compact floorplans, so TSV locations found by algo-
rithms ignoring available whitespace locations are likelyto be located on functional blocks.
Since TSVs cannot be inserted into functional blocks, availble whitespace close to esti-
mated TSV locations are found. This problem is solved by TSV assignment.
If assigning TSVs to whitespace fails because of lack of enough whitespace, a new
whitespace block is inserted or an existing whitespace block is expanded or whitespace
blocks are redistributed. Since this whitespace manipulation changes the given floorplan,
estimation of TSV locations shows be performed again as shown in Figure 57. It is also as-
sumed that via-first TSVs and face-to-back die stacking are used as illustrated in Figure 58.
5.3 Estimation of TSV Locations
2D rectilinear Steiner minimum tree (RSMT) construction algorithms are frequently used












Figure 58. A 3D IC with via-first TSV and face-to-back die stacking.
edge can be replaced by a metal wire and a vertical (z-directional) edge by a TSV, 3D
RSMT construction algorithms are used to find optimal routingopologies for 3D nets.
However, there is no published work on 3D RSMT construction. In this section, therefore,
a 3D RST construction algorithm using a 2D RSMT construction algorithm is developed
to find TSV locations as well as 3D routing topologies. Figure59 briefly illustrates the
3D RST construction algorithm. In Figure 59(a), a 3D net has six pins to be connected.
In Figure 59(b), these points are projected onto a 2D plane. IFigure 59(c), a 2D RSMT
is constructed for the projected points. FLUTE [61] is used to construct a 2D RSMT. In
Figure 59(d), the 2D RSMT is expanded to a 3D RST. During expansion of a 2D RSMT
to a 3D RST, some of the Steiner points in the 2D RSMT should connect multiple dies as
shown in Figure 59(d). Therefore, a die span of each Steiner point is computed during the
2D to 3D expansion.die spanis defined as follows:
Definition 1 A die span of a point is the range of dies that the point connects.
For example, in Figure 59(c) and Figure 59(d), Steiner points1 is supposed to connect p0
in die 0 and p2 in die 2, so the die span of s1 is [0,2].1
1Notice that the die number of the topmost die (die 0) is 0 whilethat of the bottommost die (died-1) is
d-1 whered is the number of dies.
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Algorithm 1: The 3D RST construction algorithm.
Input : A setF = {p | p ∈ Z3} of fixed 3D points.
Output : TSV locations and subnets.
1 E← Construct 2D RSMT (F);
2 Q← {}; // a queue.
3 for each p∈ F do
4 p.visited← true;





10 for each unvisited point p2 adjacent to p1 do
11 tTop←∞; tBot← −∞;
12 for each visited point p3 adjacent to p2 do
13 tTop← MIN (p3.bot, tTop);
14 tBot←MAX (p3.top, tBot);
15 end
16 if tTop> tBot then
17 tTop← IRand (tBot, tTop);
18 tBot← tTop;
19 end
20 p2.top← tTop; p2.bot← tBot;
21 p2.visited← true;





After 3D RST construction, TSVs are inserted into and betweenSt iner points in the
3D RST and construct subnets. These TSV locations are used forstimated TSV locations
in the signal TSV planning flow.
5.3.1 Computation of a Die Span of a Steiner Point
The set of points of a 2D RSMT consists of fixed points (i.e., input oints) and Steiner
points inserted by a 2D RSMT construction algorithm. In Figure 59(c), for example, p0
to p5 are fixed points and s1 to s4 are Steiner points. When a 2D RSMT is expanded to a
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Figure 59. Construction of a 3D RST. (a) Points to be connected. (b) Fixed points projected onto a 2D
xy plane. (c) A 2D RSMT. (d) A 3D RST constructed from (c).
3D RST, the 3D RST is constructed by inserting vertical edges atSteiner points as shown
in Figure 59(d). However, when vertical edges are inserted into Steiner points, which dies
each Steiner point connects should be determined. This problem is solved by computing a
die span of each Steiner point.
To compute a die span of each Steiner point in a given 2D RSMT, a bottom-up breath-
first search algorithm is applied to the 2D RSMT. In Figure 59(c), for example, depth-0
points (p0 to p5) are visited, then depth-1 points (s1, s2, s3), and then depth-2 points (s4)
are visited sequentially.2 The reason that the bottom-up breath-first search algorithmis
applied is because the computation of die spans of higher-depth Steiner points (e.g., depth-
1 points) needs determined die spans of lower-depth points (e.g., depth-0 points) adjacent
to them.
Algorithm 1 shows the algorithm for the computation of a die span at each Steiner point
during the 2D RSMT to 3D RST expansion. First, an empty queue,Q, is created (Line 2).
Then, for each fixed pointp in F, its visitedvariable is set to true (Line 4), which denotes
that this point is visited and this point has a fixed die span. Its topandbotvariables are also
set to its die number (Line 5). For example, if a pointp is located in die1 (p.die=1), its top
andbot become 1. Thetop andbot variables denote the topmost die and the bottommost
die that the point connects, respectively. Then these points are inserted intoQ (Line 6) for
2Thedepthof a point is defined as the minimum depth from the root point set (th set of fixed points).
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the breath-first search.
Between Line 8 and Line 26, the breath-first search algorithm is applied. First, a point
p1, which is a point whose die span is already computed, is dequeued fromQ (Line 9).
Then, the die span of each unvisited pointp2 adjacent top1 is computed.3 For this, two tem-
porary variables,tTopandtBot, are prepared and initialized (Line 11). Then, for each vis-
ited pointp34 adjacent top2, tTop is set to the smaller number ofp3.bot andtTop(Line 14)
andtBot is set to the larger number ofp3.topandtBot (Line 15). This computation finds the
minimal die span, which connects all the visited points adjacent top2, of p2. For example,
in Figure 59(c), we first visit p0. Since s1 is an unvisited point adjacent to p0, the die span
of s1 is computed by visiting all visited points (p0 and p2) adjacent to s1. Then, the die
span of s1 becomes [0,2] by the computation in Line 12 to Line 15 in Algorithm 1.
When the die span at Steiner pointp2 is computed, three relations betweentTop and
tBot can exist as illustrated in Figure 60. IftTop is smaller thantBot, edge(s) connecting
from tTop-th die totBot-th die (Figure 60(a)) are needed. IftTopequalstBot, no vertical
edges are needed because planar edges can be used to connect visited points adjacent to
s (Figure 60(b)). IftTop is greater thantBot as shown in Figure 60(c), there are overlaps
among die spans of visited points adjacent tos, so no vertical edges are needed. In this case,
a die in [tBot, tTop] is chosen to connects and visited points adjacent tos in 2D (Line 16
to Line 19). TheIRand(a,b)function in Line 17 returns an integer number in [a,b].
Then, the die span of p2 (Line 20) is set, and p2 is marked as a visited point (Line 21).
All unvisited points adjacent to p2 are enqueued intoQ (Line 23) for the breath-first search.
5.3.2 Insertion of TSVs into and between Steiner Points
After a 2D RSMT is expanded to a 3D RST, TSVs are inserted into andbetween Steiner
points as follows. Iftop of a Steiner point is smaller than itsbot,5 TSVs are inserted from
3Unvisited points are always Steiner points.
4A visited point always has a determined die span.





















Figure 60. Die span diagrams. Solid dots aretop variables and empty dots arebot variables. Red spans
show tTop and tBot when the die span ofs is computed. (a)tTop (=2) < tBot (=3). (b) tTop (=2) =
tBot (=2). (c) tTop (=2) > tBot (=1).
the (top)-th die to the (bot-1)-th die.6 This is an insertion of TSVs into a Steiner point.
If the die spans of two adjacent Steiner points do not overlap, TSVs are also inserted
between the two Steiner points. For example, if the die span of Steiner point s1 is [1,2]
and the die span of a Steiner point s2 adjacent to s1 is [4,5], a TSV is inserted in die 2 and a
TSV is inserted in die 3 between these two Steiner points. In this case, TSV(s) are inserted
in the middle of the two points.
5.3.3 Construction of Subnets
After TSV locations for a 3D net are found, subnets are constructed for the net. For in-
stance, the net in Figure 59(d) consists of the following subnets:n1 connecting p0 and the
metal 1 landing pad of TSVT1, n2 connecting the bottom landing pad of TSVT1 and the
metal 1 landing pad of TSVT2, n3 connecting p2, the bottom landing pads of TSVT2 and
T3, and the metal 1 landing pads of TSVT4 andT5, and so on.
The subnet construction algorithm is based on iterative search. For a pointp in a 3D
RST, an empty setS is created,p is inserted intoS, and points adjacent top are traversed.
If an adjacent pointj is in the same die withp, j is inserted intoS. If j is in a different die,
traversing throughj ends. In this case,j is in the upper die, so the bottom landing pad of
j is added intoS. After traversing, a non-empty setS, which becomes a subnet, is found.
6Since it is assumed that face-to-back stacking is used, if a block in die1 is connected to another block in



































Figure 61. Global assignment of TSVs to whitespace blocks.Ti is the i-th TSV and Wj is the j-th
whitespace block. f /c in each edge denotes thatf is the maximum flow capacity, andc is the cost.C.Ti j
is the wirelength when TSVTi is assigned to whitespace blockWj . C.Wi is the maximum number of
available TSV slots in whitespace blockWi .
This process is repeated until all the points in the 3D RST are tr versed.
5.4 TSV Assignment
Since TSVs cannot be inserted into functional blocks, estimated TSV locations should
be assigned to nearby whitespace blocks, as illustrated in Figure 57. To assign TSVs to
whitespace blocks, a minimum-cost flow formulation is used.
5.4.1 Global TSV Assignment
Figure 61 shows the formulation for the global TSV assignment. In the figure,Ti is the node
for the i-th TSV to be assigned to whitespace andWj is the node for thej-th whitespace
block. Since all TSVs should be assigned to whitespace blocks, the total amount of flow
outgoing from the source equals the number of TSVs and the maximum flow capacity of
each edge from the source toTi is 1. Since edges→ Ti has no physical meaning, the cost
of the edge is set to to zero. Similarly, edgeWj → t has zero cost. However, the maximum
flow capacity fromWj to the sink equals the number of available TSV slots in whitespace
block Wj. The maximum flow capacity fromTi to Wj is 1, which denotes that a TSV is
assigned to only one whitespace block. The cost of the edgeTi → Wj is computed by the
Manhattan distance fromTi to Wj. This minimum-cost flow problem is formulated and
solved for each die.
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If the total amount of flows from whitespace blocks to the sinkis less than the total
number of TSVs, the problem becomes infeasible. In this case, whitespace blocks are
manipulated and then the design flow goes back to the estimation of TSV locations step as
illustrated in Figure 57.
5.4.2 Local TSV Assignment
After TSVs are assigned to whitespace blocks (global TSV assignment), TSVs are assigned
to TSV slots in each whitespace block (local TSV assignment)in a similar way. In this
local TSV assignment formulation, however, the whitespaceblocks (Wj) in Figure 61 are
replaced by available TSV slots (S j) in each whitespace block and the maximum capacity
of edgeS j → t is replaced by 1. The cost of edgeTi → S j is computed by the Manhattan
distance fromTi to S j. This minimum-cost flow problem is solved for each whitespace
block.
The reason that global and local assignments are applied separat ly is because it dra-
matically reduces the number of variables. If the number of variables is small, however,
the TSV assignment can be performed by taking all TSVs and allTSV slots into one as-
signment formulation.
5.5 Whitespace Manipulation
In the signal TSV planning, whitespace manipulation is necessary in two cases. First, if as-
signing TSVs to whitespace blocks fails, more whitespace should be inserted. Second, even
if assigning TSVs to whitespace blocks succeeds, the current floorplan could be improved
further by manipulating whitespace. In this section, whitespace manipulation algorithms
are presented. Although many papers use concurrent approaches [62, 63, 64], sequential
whitespace manipulation (insertion, expansion, and redistribution) is adopted.
As a preparation step, whitespace is extracted for a given floorplan, four variables (left,
right, bottom, top) are created for each functional block, and one variable (demand) is
created for each whitespace block. Then, for each TSV locatin found, the Manhattan
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Table 28. Benchmark circuits. # gates is the total number of gates in the blocks, and # nets is the total
number of block-level nets.
Circuit # gates # blocks # nets Avg. net degree
MCNC
ami33 - 33 123 4.23
ami49 - 49 408 2.34
GSRC
n100 - 100 885 2.12
n200 - 200 1585 2.27
n300 - 300 1893 2.31
C1 75K 51 6200 2.00
industrial C2 92K 98 1325 4.01
circuits C3 278K 46 1355 2.32
C4 566K 47 2508 2.29
distance from the TSV to each boundary (left, right, bottom, top) of each functional block
in the same die is computed and a demand is added to the four boundaries of the block. To




· (x− DMIN ) +CMIN (79)
wherey is the demand,CMAX is 1.0, CMIN is 0.01, DMAX is WDIE/6.0, DMIN to WDIE/12.0
whereWDIE is the die width, andx is the distance. The Manhattan distance from each TSV
location to each whitespace block in the same die is also computed and a demand is added
to thedemandvariable of the whitespace block using the same demand function.
If the most demanding spot is a boundary of a functional block, a unit whitespace block,
which is pre-determined by a user, is inserted to the boundary. If the most demanding spot
is a whitespace block, the whitespace block is expanded by insert g a unit whitespace
block to the whitespace block.
5.6 Simulation Results
The algorithms are implemented using C/C++ and perform all experiments in a 64-bit
Linux server with Intel 2.5GHz CPU. To compare our algorithm with [3], MCNC and
GSRC benchmarks are used. Four industry circuits are also utilized for more realistic
simulation. Table 28 shows profiles of all the benchmark circuits. Since our algorithms are
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Figure 62. Full die (top-die) and zoom-in shot of four-die block-level 3D floorplanning (Cadence Virtu-
oso)
used in post-floorplanning steps, an in-house 3D floorplanner is developed using simulated
annealing and 2D sequence pair with inter-die move as well asintra-die perturbation7 to
generate 3D floorplans. Figure 62 shows a snapshot of the topmost die of a C2 design
implemented in four dies.
5.6.1 2D Floorplanning vs 3D Floorplanning
Since all existing works on the comparison of 2D and 3D floorplans use HPWL-3DBB to
estimate 3D wirelength, they do not fairly compare 2D and 3D floorplans because HPWL-
3DBB significantly underestimates 3D wirelength. In addition, some of them even do not
take locations of signal TSVs into account. In this experiment, therefore, HPWL of 2D
floorplans and HPWL-3D of 3D floorplans post-processed by our signal TSV planner are
compared. To generate 2D floorplans, our floorplanner is run in a 2D mode. To the best of
our knowledge, this is the first work on the comparison of 2D and 3D floorplans using the
most accurate 3D wirelength metric.
Table 29 shows that the wirelength (HPWL-3D) of 3D floorplans is l ghtly longer than
that of 2D floorplans by 3% to 8% for relatively small circuitssuch as C1 and C2. However,
the wirelength of 3D floorplans is much shorter than that of 2Dfloorplans by approximately
7Each die has its own sequence pair.
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Table 29. Comparison of 2D and 3D floorplanning on industrialcircuits. The wirelength unit is meter.
Numbers in parentheses show ratios between 3D and 2D wirelengths. The TSV diameter is2.5µm, the





HPWL HPWL-3DBB HPWL-3D # TSVs
C1
2 1.042 (0.69) 1.621 (1.07) 3,080
1.515 3 0.990 (0.65) 1.408 (0.93) 3,976
(1.00) 4 0.834 (0.55) 1.595 (1.05) 5,864
5 0.744 (0.49) 1.630 (1.08) 6,169
Geo. mean (1.00) (0.59) (1.03)
C2
2 0.274 (0.73) 0.366 (0.98) 1,492
0.375 3 0.221 (0.59) 0.359 (0.96) 2,463
(1.00) 4 0.198 (0.53) 0.422 (1.13) 3,837
5 0.174 (0.47) 0.484 (1.29) 4,446
Geo. mean (1.00) (0.57) (1.08)
C3
2 0.522 (0.64) 1.380 (0.68) 778
0.819 3 0.369 (0.45) 0.557 (0.68) 1,261
(1.00) 4 0.404 (0.49) 0.536 (0.65) 1,337
5 0.332 (0.40) 0.647 (0.79) 2,518
Geo. mean (1.00) (0.49) (0.70)
C4
2 1.423 (0.68) 1.479 (0.71) 1,226
2.094 3 1.294 (0.62) 1.496 (0.71) 1,585
(1.00) 4 1.161 (0.55) 1.491 (0.71) 2,529
5 0.917 (0.44) 1.320 (0.63) 3,255
Geo. mean (1.00) (0.56) (0.69)
30% on average for relatively big circuits such as C3 and C4. Thereason that 3D floorplans
could have longer wirelength than 2D floorplans is twofold. If there are many 3D nets in
a 3D floorplan, it is necessary to insert many TSVs, which could significantly increase the
die area. The increased die area leads to longer inter-blockc nnections. In addition, if
inter-block connections in 2D designs are short, designingthis circuit in 3D does not result
in shorter inter-block connections.
One thing to notice is that HPWL-3DBB significantly underestimates 3D wirelength.
In Table 29, HPWL-3DBB is 18% to 47% shorter than HPWL-3D on averag . Therefore,
HPWL-3D should be used as a wirelength metric for the 3D IC design.
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Table 30. Comparison of signal TSV planners. Ratios betweenour results and [3] (Ours/[3]) are re-
ported.





ami49 0.78 1.26 ami49 0.70 1.34
n100 0.93 1.03 n100 0.91 1.06
n200 0.62 0.80 n200 0.82 1.14
n300 0.75 0.80 n300 0.66 0.82
Geo. mean 0.79 1.01 Geo. mean 0.79 1.21
5.6.2 Comparison of Signal TSV Planners
Table 30 shows comparison of wirelength and the number of TSVs between our signal
TSV planner and [3]. Since the authors of [3] use HPWL-3DBB, HPWL-3DBB is used
as the wirelength metric for fair comparison. The same TSV size as [3] uses is also used.
The TSV diameter for MCNC circuits is 20µm and that for GSRC circuits is 3µm. Since
[3] performs signal TSV insertion on fixed-outline floorplans, our 3D floorplanning is run
under same constraints – fixed-outline floorplanning with the same whitespace area. I/O
pin locations are also taken into the wirelength computation.
As Table 30 shows, our signal TSV planner outperforms [3] by 21% with respect to
wirelength for both three-die and four-die floorplans. In addition, the difference between
the wirelength of ours and that of [3] increases as the circuit size goes up. For example,
ours outperforms [3] by 9% for ami33. However, for ami49, which s much bigger than
ami33, the wirelength of our algorithm is 22% to 30% shorter than that of [3]. A similar
trend is observed for GSRC circuits. For n100, the wirelengthof ours is 7% to 9% shorter
than that of [3], but for n200 or n300, ours outperforms [3] by18% to 38%. Therefore, it
is observed that our signal TSV planner optimizes wirelength more effectively than [3] as
the circuit size goes up.
Since multiple TSV insertion is used, however, more TSVs areused than [3]. As Ta-
ble 30 shows, 26% to 96% more TSVs are used for relatively small circuits such as ami33.
However, for large circuits such as n200 and n300, slightly more TSVs or even fewer TSVs
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Table 31. Comparison of single TSV insertion, 3D MST-based multiple TSV insertion, and 3D RST-
based multiple TSV insertion.
Multiple TSV insertion Multiple TSV insertion
Single TSV insertion (3D MST-based) (3D RST-based)
degree HPWL-3D (×106) # TSVs HPWL-3D (×106) # TSVs HPWL-3D (×106) # TSVs
3 0.209 (1.00) 1,043 (1.00) 0.168 (0.81) 1,349 (1.29) 0.156 (0.75) 1,165 (1.12)
4 0.286 (1.00) 1,335 (1.00) 0.226 (0.79) 2,215 (1.66) 0.208 (0.73) 1,841 (1.38)
n100 5 0.382 (1.00) 1,415 (1.00) 0.294 (0.77) 2,779 (1.96) 0.258 (0.68) 2,258 (1.60)
6 0.408 (1.00) 1,525 (1.00) 0.329 (0.81) 3,539 (2.32) 0.293 (0.72) 2,826 (1.85)
7 0.472 (1.00) 1,544 (1.00) 0.439 (0.92) 4,063 (2.63) 0.356 (0.75) 3,256 (2.11)
8 0.506 (1.00) 1,633 (1.00) 0.483 (0.95) 4,987 (3.05) 0.385 (0.76) 4,004 (2.45)
Geo. mean (1.00) (1.00) (0.87) (2.38) (0.73) (1.69)
3 0.685 (1.00) 2,918 (1.00) 0.621 (0.91) 3,906 (1.34) 0.539 (0.79) 3,274 (1.12)
4 0.964 (1.00) 3,544 (1.00) 0.692 (0.72) 5,800 (1.64) 0.609 (0.63) 4,771 (1.35)
n200 5 1.225 (1.00) 3,816 (1.00) 0.855 (0.70) 7,538 (1.98) 0.757 (0.62) 5,981 (1.57)
6 1.385 (1.00) 4,241 (1.00) 0.949 (0.69) 9,825 (2.32) 0.832 (0.60) 7,950 (1.87)
7 1.544 (1.00) 4,287 (1.00) 1.085 (0.70) 11,237 (2.62) 0.946 (0.61) 8,975 (2.09)
8 1.790 (1.00) 4,516 (1.00) 1.273 (0.71) 13,742 (3.04) 1.017 (0.57) 11,127 (2.46)
Geo. mean (1.00) (1.00) (0.75) (2.39) (0.63) (1.65)
3 1.035 (1.00) 3,703 (1.00) 0.993 (0.96) 4,876 (1.32) 0.886 (0.86) 4,111 (1.11)
4 1.685 (1.00) 4,609 (1.00) 1.234 (0.73) 7,538 (1.64) 1.096 (0.65) 6,202 (1.35)
n300 5 1.671 (1.00) 4,916 (1.00) 1.172 (0.70) 9,860 (2.01) 1.027 (0.61) 7,844 (1.60)
6 1.933 (1.00) 5,231 (1.00) 1.381 (0.71) 12,203 (2.33) 1.188 (0.61) 9,745 (1.86)
7 2.105 (1.00) 5,430 (1.00) 1.635 (0.78) 14,449 (2.66) 1.437 (0.68) 11,536 (2.12)
8 2.362 (1.00) 5,543 (1.00) 2.132 (0.90) 16,865 (3.04) 1.633 (0.69) 13,394 (2.42)
Geo. mean (1.00) (1.00) (0.79) (2.38) (0.68) (1.68)
are used. Since 3D floorplanning has a great effect on the number of TSVs used by signal
TSV planners, this result also shows that our 3D floorplanneroutperforms the 3D floor-
planner used in [3].
5.6.3 Single TSV Insertion vs. Multiple TSV Insertion
Multiple TSV insertion can reduce wirelength further than single TSV insertion. In this ex-
periment, therefore, single TSV insertion, 3D minimum spanning tree (MST)-based multi-
ple TSV insertion, and 3D RST-based multiple TSV insertion are compared. For the single
TSV insertion, a single TSV insertion algorithm similar to [3] is used. For the multiple
TSV insertion, since the 3D MST is frequently used to find TSV locations [11], a multi-
ple TSV insertion algorithm using the 3D MST is implemented.In this algorithm, a 3D
MST is created for each 3D net, and then each 3D edge is converted into TSV(s), simi-
larly as shown in [11]. In addition, since multiple TSV insertion improves total wirelength
effectively for high-degree nets, benchmarks havingn nets of degreed are generated. In
Table 31, for example, n100 with average net degree 5 denotesthat it has 576 nets, and
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each net is of degree 5.
Table 31 shows wirelength and the number of TSVs of these thresignal TSV insertion
algorithms. As the table shows, 3D MST-based multiple TSV insertion leads to 13% to
25% shorter wirelength on average than the single TSV insertion. In addition, 3D RST-
based multiple TSV insertion produces 27% to 37% shorter wirelength on average than the
single TSV insertion.
However, since multiple TSV insertion inserts more TSVs than single TSV insertion,
the 3D MST-based multiple TSV insertion inserts 2.38× more TSVs on average than the
single TSV insertion. Similarly, the 3D RST-based multiple TSV insertion inserts 1.67×
more TSVs on average than the single TSV insertion. However,th 3D RST-based multiple
TSV insertion uses much less number of TSVs (30% on average) than the 3D MST-based
multiple TSV insertion. Therefore, using 3D RST to find optimal TSV locations results in
less TSVs and shorter wirelength than using 3D MST.
In Table 31, it is also observed that wirelength reduction increases as the average net
degree goes up. If all nets are two-pin nets (degree 2), no difference exists between single
TSV insertion and multiple TSV insertion. However, if all nets are high-degree multi-pin
nets (e.g., degree 5), using multiple TSVs helps reduce the to al wirelength.
5.7 Summary
In this chapter, a signal TSV planning method is proposed to effectively insert signal TSVs
into whitespace for the design of block-level 3D ICs. The signal TSV planning flow esti-
mates TSV locations, assigns the estimated TSV locations toexisting whitespace blocks,
and manipulates (insertion, expansion, and redistribution) whitespace blocks. Estimation
of TSV locations uses 3D rectilinear Steiner tree to find potential TSV locations minimiz-
ing 3D wirelength. The simulation results show that the proposed signal TSV planning
method outperforms other signal TSV planning methods. In addition, the 3D RST-based
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multiple TSV insertion algorithm outperforms the single TSV insertion and the 3D MST-
based multiple TSV insertion in terms of wirelength and the number of TSVs inserted.
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CHAPTER 6
THE IMPACT OF THROUGH-SILICON VIAS ON 3D
INTEGRATED CIRCUITS
Three-dimensional integrated circuits (3D ICs) are expected to offer various benefits such
as higher bandwidth, smaller form factor, shorter wirelength, lower power, and better per-
formance than traditional two-dimensional (2D) ICs. These benefits are enabled by die
stacking and the use of through-silicon vias (TSVs) for inter-di connections. However,
TSVs have two negative eff cts, occupation of silicon area and non-negligible capacitan e,
in the design of 3D ICs. The fact that TSVs occupy silicon area has great effects not only
on silicon area, but also on wirelength, critical path delay, and power. The reason is as
follows. If larger TSVs are inserted in a 3D IC layout, footprint area of the design becomes
larger, so the average wirelength increases [65]. This wirelength overhead leads to longer
critical path delay and higher dynamic power consumption due to increased wire capac-
itance. In addition, non-negligible TSV capacitance also has a negative effect on critical
path delay and dynamic power consumption. One thing to notice is that smaller TSVs do
not necessarily have smaller capacitance than larger TSVs.The reason is because TSV
capacitance is dependent not only on the TSV diameter and theTSV height, but also on the
liner thickness and doping concentration of the substrate [30].
Similarly as devices are scaled, TSVs are also being downscaled [66, 67, 68]. There-
fore, negative effects of TSVs will be reduced if smaller TSVs are used.1 However, this
statement is valid only when process technology is fixed and TSV technology advances. In
fact, process technology is also advancing, so it is highly likely that future 3D ICs will be
fabricated with smaller TSVs and state-of-the-art processt chnology. In this case, negative
effects of TSVs might remain the same or even increase.
1If it is assumed that only the TSV size and the TSV height are downscaled while other design parame-
ters such as the liner thickness and doping concentration are fixed, TSV capacitance decreases as TSVs are
downscaled.
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In this research, the impact of sub-micron TSVs on area, wirelength, critical path delay,
and power of today and future 3D ICs is investigated based on GDSII-level layouts. For
future process technologies, 22nmand 16nmprocess and standard cell libraries are devel-
oped. With these future process technologies as well as an existing 45nm library, 3D IC
layouts are generated with different TSV sizes and capacitances and study the impact of
TSVs thoroughly. The following contributions are made in this research:
• To investigate the impact of sub-micron TSVs on future 3D ICs,a 22nmand a 16nm
process and standard cell libraries are developed. These libraries enable us to obtain
very trustable experimental results.
• Layouts with various technology combinations (e.g., 16nmprocess with 0.5µm-diameter
TSVs and 0.1µm-diameter TSVs) are generated and area, wirelength, critical path
delay, and power of the layouts are obtained. Therefore, 3D ICs built with differ-
ent process technologies are cross-compared and 3D ICs builtwith a same process
technology and different TSV sizes and capacitances are compared too.
• 2D designs built with more advanced process technology and 3D esigns built with
older process technology are compared. Simulation resultshow that 3D ICs built
with ann-th generation process technology could be beaten by 2D ICs built with an
n+ 2-th generation process technology.2
6.1 Preliminaries
6.1.1 Negative Effects of TSVs
The use of TSVs in 3D ICs have two negative effects on the quality of 3D ICs: area and
delay overhead. According to recent research on TSV area overhead [33], silicon area oc-
cupied by TSVs is quite significant, which in turn reduces thewirelength benefit of 3D
ICs. In addition, according to recent research on TSV capacitan e overhead [47], TSV
capacitance is a significant source of delay on 3D signal paths. Although buffer insertion
2This observation is strongly dependent on TSV capacitance used at each process node.
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can reduce delay overhead caused by TSV capacitance, buff r insertion itself also causes
another problem: additional silicon area for buffer insertion and additional power consump-
tion.
The degree of negative eff cts of TSVs on 3D ICs is dependent on various technology
and design parameters. For example, if 5µm TSVs3 are used with state-of-the-art process
technology such as 32nm technology in 3D IC designs, these TSVs may cause a huge
area overhead. On the other hand, if 5µm TSVs are used with relatively old technology
such as 0.18µm technology, these TSVs may not cause any area overhead because the ratio
between area occupied by a TSV and average gate area of the oldt chnology is smaller
than the ratio of the advanced technology. Similarly, smallTSVs (e.g., 1µm TSVs) can
have huge capacitance depending on the liner thickness and doping concentration of the
substrate. In this case, small TSVs may not cause serious area overhead, but they will
cause serious delay overhead.
6.1.2 Motivation
Downscaling of devices reached 32nm node [6] in 2009, and 22nm and 16nm technolo-
gies are currently under development. As devices are downscaled as process technology
advances, TSVs are also being downscaled as TSV manufacturing technology advances.
Recently, it was demonstrated that 0.7µm-diameter TSVs could also be fabricated reli-
ably [68]. In addition, according to the ITRS prediction on TSV diameter and TSV aspect
ratio, TSV diameter will continue to decrease while TSV aspect ratio will increase. There-
fore, it is expected that sub-micron TSVs will be developed an be ready for use within the
next few years.
However, all of the existing work on the impact of TSVs on the quality of 3D IC de-
signs focus on using micron-size TSVs and current (32nm or 45nm) or even old (90nm
and 130nm) process technology. For example, a 45nm technology and 1.67µm TSVs are



























Figure 63. Development flow of our22nmand 16nmprocess and standard cell libraries.
used in [11] and a 45nm technology and TSVs whose width is approximately 4µm are
used in [58]. However, none of them discuss what will occur ifsmaller TSVs are used in
45nm technology or what will occur if the same-size TSVs are used with different process
technologies (e.g., a 90nm, 32nm, or 22nm). However, it is crucial to accurately predict
the impact of new TSV technology on the design quality of 3D ICsin order to refine the
technology or justify the investment and cost. Our goal in ths paper is to study the impact
of sub-micron TSVs on the area, wirelength, critical path delay, and power of today and
future 3D IC designs. For our future process technology, a 22nmand a 16nmprocess and
standard cell libraries are developed. Various sets of TSV-related dimensions are also used
in the GDSII-level 3D IC layouts. Lastly, a thorough study onthe impact of sub-micron
TSVs on the design quality of today and future 3D ICs is presented.
6.2 Library Development Flow
In this section, the development flow of our 22nm and 16nm process and standard cell
libraries is demonstrated. For 22nm and 16nm transistor models, the high-performance
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Table 32. Interconnect layers of65nm [4], 45nm [5], 32nm [6], 22nm, and 16nmprocess technology. The
22nmand the16nm layers are from our prediction.
Layer
Pitch (nm)
65nm 45nm 32nm 22nm 16nm
Contacted Gate 220 160 112.5 86 62
Metal 1 210 160 112.5 76 46
Metal 2 210 160 112.5 76 46
Metal 3 220 160 112.5 76 46
Metal 4 280 240 168.8 130 72
Metal 5 330 280 225.0 206 98
Metal 6 480 360 337.6 206 146
Metal 7 720 560 450.1 390 240
Metal 8 1080 810 566.5 390 240
Table 33. Width (w) and thickness (t) of metal layers used in our22nmand 16nmprocess libraries. The
aspect ratio for the22nm library is 1.8 and that for the 16nm library is 1.9.
Layer
22nm 16nm
w (nm) t (nm) w (nm) t (nm)
Metal 1, 2, 3 36 64.8 22 41.8
Metal 4 60 108 32 60.8
Metal 5 96 172.8 44 83.6
Metal 6 96 172.8 66 125.4
Metal 7, 8 180 324 110 209
Metal 9, 10 400 720 400 760
Metal 11, 12 800 1440 800 1520
transistor model of the predictive technology model (22nmPTM HP model V2.1 and 16nm
PTM HP model V2.1) is used [69]. The supply voltages of the 22nmand the 16nmmodels
are 0.8V and 0.7V, respectively.
6.2.1 Overall Development Flow
For the development of a 22nm and a 16nm process and standard cell libraries, a typical
library development flow illustrated in Figure 63 is used. First, device and interconnect
layers are defined. From the defined device and interconnect layers, a tech file (.tf), a
display resource file (.drf), an interconnect technology file (.ict), a design rule file, a layout-
versus-schematic (LVS) rule file, and an RC parasitic extraction rule file are created. With
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Figure 64. The smallest (1×) two-input NAND gates of the45nm[12], and our 22nmand 16nm libraries
(drawn to scale).
the tech file and the display resource file, standard cell layouts are drawn. After the layout
generation, abstraction is performed on these layouts to create a library exchange format
file (.LEF), and run RC extraction and create SPICE netlists (pot xRC.cdl). With these
SPICE netlists and the PTM transistor models, library characte ization is performed to
create timing and power libraries (.lib and .db). A capacitance table and a .tch file are also
generated for sign-off RC extraction and timing analysis.
6.2.2 Interconnect Layers
Interconnect layers of the 22nmand 16nmtechnology are created based on ITRS intercon-
nect prediction [70], downscaling trends of other standardcell libraries, and the downscal-
ing trends of Intel process technology [4, 5, 6]. According to ITRS prediction on inter-
connect layers, for example, the pitch of the metal 1 wire at 22nm is about 72nmand that
at 16nm is about 48nm, and the pitch of a semi-global wire at 22nm is about 160nm and
that at 16nm is about 130nm. From these values as well as extrapolation of interconnect
layers of Intel process technology and other standard cell libraries, interconnect layers at
22nmand 16nmare predicted. Table 32 shows the contacted gate pitch and the pitches of
metal 1 to metal 8 layers at each process node. Table 33 shows widths and thicknesses
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of all metal layers of our 22nmand 16nmprocess libraries. Notice that the 22nmand the
16nm libraries have the same width in metal 9 to metal 12 layers. Since these metal layers
are sometimes used for special purposes such as power/ground lines and clock distribution,
they are not scaled down. The aspect ratio of the 22nm library is set to 1.8 and that of the
16nm library is set to 1.9. Since it is assumed that the use of low-k inter-layer insulator
material, 1.9 is used for the dielectric constant of the inter-layer dielectric material and 3.8
for the dielectric constant of the barrier material for boththe 22nmand the 16nm libraries.
6.2.3 Standard Cell Library
First, a tech file defining device and interconnect layers andset of design rules such
as minimum poly-to-contact spacing, minimum metal-to-metal spacing, and so on, are
created. Then, standard cell layouts are drawn with this tech file and the design rules.
About 90 cells are created and Table 34 lists the standard cells except antenna and filler
cells. The placement site width and height of our 22nm standard cell library are 0.1µm
and 0.9µm, respectively, and those of our 16nmlibrary are 0.06µmand 0.6µm, respectively.
Figure 64 shows the smallest (1×) two-input NAND gates of the 45nm, our 22nm, and
16nm standard cell libraries. After creating the standard cell layouts, DRC and LVS are
performed for each layout and parasitic RC of each standard cell is xtracted. All the
standard cells are also characterized to create timing and power libraries.
6.2.4 Comparison of45nm, 22nm, and 16nmLibraries
In this section, the Nangate 45nm, our 22nm, and our 16nm standard cell libraries and
transistor characteristics are compared.
6.2.4.1 Gate Delay and Input Capacitance
Gate delay and drive strength are determined by transistor chara teristics and the gate size.
Therefore, our first experiment is to compare the transistorcha acteristics. In this experi-
ment, a minimum-size inverter in a process library drives another minimum-size inverter,
which drives anN× inverter in the same library. The delay of the second minimum-size
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Table 34. Standard cells in our22nmand 16nmstandard cell libraries.
Type Available sizes
AND2/3/4, AOI21/211/221 1×, 2×, 4×
BUF, INV 1×, 2×, 4×, 8×, 16×, 32×
LOGIC 0, LOGIC 1 1×
MUX2 1×, 2×
NAND2/3/4/, NOR2/3/4 1×, 2×, 4×
OAI21/22/211/221/222 1×, 2×, 4×
OAI33 1×
OR2/3/4 1×, 2×, 4×
XNOR2, XOR2 1×, 2×
DFF 1×, 2×
FA, HA 1×
Table 35. FO4 delay, standard cell heights, wire sheet resistance, and unit wire capacitance (f F/µm).
45nm 22nm 16nm
FO4 delay 15.15ps 13.63ps 12.28ps
Std. cell. height 1.4µm 0.9µm 0.6µm
Wire sheet resistance (Metal 1) 0.38 0.26 0.40
(Metal 4) 0.21 0.16 0.28
(Metal 7) 0.08 0.05 0.08
Unit wire capacitance (Metal 1) 0.20 0.15 0.16
(Metal 4) 0.20 0.15 0.13
(Metal 7) 0.20 0.14 0.14
inverter (driving theN× inverter) is obtained by SPICE simulation. Figure 65 shows the
delay. It is observed that the 16nm inverter has the shortest delay and the 45nm inverter
has the longest delay. Quantitatively, approximately 30% improvement is observed when
the process moves from 45nm to 22nmand about 20% improvement is observed when the
process moves from 22nm to 16nm. Notice that this SPICE simulation does not consider
interconnect parasitic resistance and capacitance. Table35 also shows the FO4 delay at
each process technology.
Since gate input capacitance is also an important factor determining delay and power,
input capacitances of 45nm, 22nm, and 16nmstandard cells are presented in Table 36. As
115
Figure 65. Delay of a minimum-size inverter driving an N× inverter (N = 1, 2, 4, 8, 16), where both
inverters are in the same process. RC parasitics are include.
shown in the table, the average input capacitance of the 22nm standard cells is approx-
imately 48% of the average input capacitance of the 45nm standard cells. On the other
hand, the average input capacitance of the 16nmstandard cells is approximately 83% of the
average input capacitance of the 22nmstandard cells.
6.2.4.2 Interconnect Layers
Characteristics of interconnect layers also have a big effect on the performance of a library,
so wire sheet resistance and unit wire capacitance of short,semi-global, and global metal
layers are listed in Table 35. The resistivity of the 45nmtechnology is about 5.0× 10−8, so
the sheet resistance of the library is relatively high compared to the 22nm library. On the
other hand, the resistivity of the 22nmand the 45nm technology is 1.7× 10−8, which is the
resistivity of copper. This is why the sheet resistances of the 22nmmetal layers are lower
than those of the 45nm metal layers although the thickness of the 45nm metal layers is
larger than that of the 22nmmetal layers. On the other hand, as the technology moves from
22nm to 16nm, the sheet resistance goes up because both of them use the same resistivity,
but the metal layer thickness of the 16nm library is smaller than that of the 22nm library.
The unit wire capacitance of the 45nm library is also slightly higher than that of the
22nm library. This is because the dielectric constant used for the 45nm library is 2.5 while
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AND2 1× 0.54 (1.00) 0.25 (0.46) 0.22 (0.41)
AOI211 1× 0.64 (1.00) 0.30 (0.47) 0.25 (0.39)
AOI21 1× 0.55 (1.00) 0.23 (0.42) 0.20 (0.36)
BUF 4× 0.47 (1.00) 0.28 (0.60) 0.29 (0.62)
DFF 1× 0.90 (1.00) 0.41 (0.46) 0.26 (0.29)
FA 1× 2.46 (1.00) 1.31 (0.53) 1.36 (0.55)
INV 4× 1.45 (1.00) 0.69 (0.48) 0.56 (0.39)
MUX2 1× 0.95 (1.00) 0.42 (0.44) 0.34 (0.36)
NAND2 1× 0.50 (1.00) 0.24 (0.48) 0.22 (0.44)
OAI21 1× 0.53 (1.00) 0.25 (0.47) 0.20 (0.38)
OR2 1× 0.60 (1.00) 0.26 (0.43) 0.20 (0.33)
XOR2 1× 1.08 (1.00) 0.55 (0.51) 0.45 (0.42)
Average (1.00) (0.48) (0.40)
Table 37. Benchmark circuits.
Circuit # Gates # Nets
Total cell area
45nm 22nm 16nm
BM1 352K 372K 0.632 0.218 0.098
BM2 518K 680K 1.288 0.437 0.198
the 22nm library uses 1.9 for its dielectric constant. If the same dielectric material (ǫr=1.9)
is used for the 45nm library, the unit wire capacitance becomes 0.15, which is close to the
unit wire capacitance of the 22nm library.
6.2.4.3 Full-Chip 2D Design
In this experiment, 2D circuits are designed using the threestandard cell libraries and com-
pare area, wirelength, critical path delay, and power. The experimental flow is as follows.
Two benchmark circuits shown in Table 37 are synthesized, design d, and optimized using
each standard cell library and commercial tools. For all theibraries, the same area utiliza-
tion (60%) is used for fair comparison and the fastest operation frequency is found for each
library.
Table 38 shows the comparison results for the 2D designs. Thechip area of the 45nm
designs is about three times larger than that of the 22nmdesigns on average, and the chip
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Table 38. Comparison of 2D layouts.
BM1 BM2
45nm 22nm 16nm 45nm 22nm 16nm
Area (mm2) 1.00 0.36 0.17 2.56 0.81 0.42
Wirelength (m) 10.65 4.22 2.75 15.17 8.90 6.19
Delay (ns) 3.19 2.61 2.38 6.51 4.10 3.93
Power (W) 0.352 0.0684 0.068 0.521 0.154 0.133
area of the 22nmdesigns is approximately two times larger than that of the 16nmdesigns
on average. In addition, the total wirelength of the 16nmdesigns is approximately 1.48×
shorter than that of the 22nm designs, and 3.08× shorter than that of the 45nm designs.
Regarding the critical path delay, the 16nmdesigns are 1.49× faster than the 45nmdesigns
on average and 1.07× faster than the 22nm designs on average. Power consumption of
the 16nm designs is approximately 4.5× smaller than that of the 45nm designs and 1. ×
smaller than that of the 22nmdesigns. Overall, the delay and power enhancement coming
from 22nm-to-16nmtransition is not as significant as the enhancement coming from 45nm-
to-22nm transition because 45nm and 22nm technologies are two generations apart while
22nmand 16nmtechnologies are only one generation apart, and the quality(sheet resistance
and unit wire capacitance) of the interconnect layers of the45nm library is worse than that
of the 22nm library.
6.3 Full-Chip 3D IC Design and Analysis Methodology
To generate 3D IC layouts, the 3D RTL-to-GDSII tool obtainedfrom [58] is used. This
tool works as follows: For a given 2D gate-level (flattened) netlist, this tool partitions
gates in x-, y-, and z- directions iteratively to globally place gates in grids in 3D. After
the global placement, it constructs a 3D Steiner tree for each net and inserts TSVs into
each placement grid based on the locations of vertical edgesin the 3D Steiner tree. Then,
it runs detailed placement in each placement grid using Cadence E counter. Routing for
each die is also performed by Encounter. The output of the tool includes a verilog netlist
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and a design exchange format (DEF) file containing TSV locatins for each die, a top-
level verilog netlist containing die-to-die connections,and a top-level standard parasitic
exchange format (SPEF) file. One thing to notice is that the mini um number of TSVs
to be inserted in the 3D design is dependent on the cut sequence, which is the order of
x-, y-, and z- direction partitioning applied during globalplacement. For example, if z-
direction partitioning is applied in early steps, it is likely that fewer inter-die connections
are obtained. On the other hand, if z-direction partitioning is applied later, it is likely that
more inter-die connections are obtained [58]. This variation of the number of TSVs enables
us to produce different global placement solutions with different TSV counts.
After 3D IC layout generation, 3D timing optimization is performed. First, initial
timing optimization is performed for each die. Then, all thelayouts, timing analysis re-
sults, and the target clock frequency are fed into the 3D timing optimization tool obtained
from [71]. This 3D timing optimization tool iterates the foll wing steps: (a) it performs
RC extraction and obtains an SPEF file for each die; (b) it performs 3D timing analysis
using the SPEF files and the top-level SPEF file using SynopsysPrimeTime; (c) based on
the timing analysis result and the target clock frequency, the tool scales the target delay of
each 3D path and creates a timing constraint file for each die;( ) since each die has its
own netlist and timing constraint file, timing optimizationis performed for each die sepa-
rately. This timing optimization process is repeated several times until the overall timing
improvement saturates.
3D power analysis needs (a) a top-level netlist as well as a netlist for each die, (b) a
top-level SPEF file as well as a SPEF file for each die, and (c) switching activities of cells
and nets. To obtain switching activities of cells and nets, verilog netlists generated by the
3D RTL-to-GDSII tool obtained from [58] are fed into Encounter and run power analysis.
This power analysis internally generates and stores switching activities of cells and nets,
so this information is dumped into an output file after the power analysis. Then, all the
netlists, SPEF files, and the switching activity files are loaded into PrimeTime and run
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Table 39. TSV-related dimensions, design rules, and TSV capcitance.
Dimensions TSV-5 TSV-1 TSV-0.5 TSV-0.1
Width (µm) 5 1 0.5 0.1
Height (µm) 25 5 8 5
Aspect ratio 5 5 16 50
Liner thickness (nm) 100 30 20 10
Barrier thickness (nm) 50 15 10 5
Landing pad width (µm) 6 1.6 1 0.18
TSV-to-TSV spacing (µm) 2 0.8 0.6 0.1
TSV-to-device spacing (µm) 1 0.4 0.3 0.1
TSV capacitance (f F) 20 2.67 3.2 0.8




Two benchmark circuits, BM1 and BM2, as shown in Table 37 are used. For the 45nm
process node, the Nangate 45nmstandard cell library [12] is used. Four sets of TSV-related
dimensions listed in Table 39 are also used. In the simulation, 5µm and 0.5µm TSVs are
used with the 45nm technology, 1µm and 0.1µm TSVs are used with the 22nm technology,
and 0.5µm and 0.1µm TSVs are used with the 16nm technology. Since the standard cell
height of the 45nm library is 1.4µm, a 5µm TSV including its keep-out zone occupies five
standard cell rows while a 0.5µm TSV including its keep-out zone occupies one standard
cell row, as shown in Table 39. Similarly, a 1µm TSV and a 0.1µm TSV occupy three
standard cell rows and 0.26 standard row, respectively, when they are used with our 22nm
standard cell library. If 0.5µmand 0.1µmTSVs are used for our 16nmstandard cell library,
a 0.5µm TSV occupies 1.33 standard cell rows and a 0.1µm TSV occupies 0.5 standard
cell row. Figure 66 shows the four different TSVs in a top-down view and a side view













































Figure 66. Size comparison of the 4 TSVs used in our study: (a)5µm and 0.5µm width used for 45nm
technology, (b)1µm and 0.1µm width used for 22nm technology.
6.4.2 Impact on Silicon Area
Figure 68 shows footprint area of 2D designs and two-die 3D BM1designs at each tech-
nology node. If the TSV size is zero, the footprint area of a two-die 3D design should be
approximately half of its 2D counterpart. Since the TSV is not zero, however, the footprint
area of a two-die 3D design is usually greater than half of its2D counterpart. For example,
the area of the 45nm2D design is 1.0mm2, but the area of the 45nm3D design using 5µm
TSVs is about 0.85mm2, which is 85% of the 2D design. Similarly, the area of the 45nm
3D design using 0.5µmTSVs is about 0.63mm2, which is 63% of the 2D design. The same
trend is found in the 22nmand the 16nmdesigns. However, if the TSV size is 0.1µm, the
footprint area of a two-die 3D design becomes almost half of its 2D counterpart. Similar
trends are found in BM2 designs as shown in Figure 69.
All these trends depend on TSV size and the number of TSVs usedin the designs. Of
course, using smaller TSVs helps achieve smaller footprintarea, which can reduce chip
cost. However, smaller TSVs could be more expensive due to manufacturing difficulties,
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45nm, 5um TSV 22nm, 1um TSV 16nm, 0.5um TSV
45nm, 0.5um TSV 22nm, 0.1um TSV 16nm, 0.1um TSV
Figure 67. Zoom-in GDSII layouts of the six types of designs studied in this paper. Each TSV is sur-
rounded by its keep-out-zone.
so the use of smaller TSVs does not necessarily leads to lowerchip cost. Using fewer
TSVs also helps achieve smaller footprint area. However, several studies show that using
more TSVs than the minimum number of TSVs helps reduce wirelength and achieve better
performance [32, 11, 58]. Thus, there exist trade-offs among TSV size, the number of
TSVs used in the design, and chip cost.
6.4.3 Impact on Wirelength
Figure 68 shows wirelength of BM1 designs. When 5µm TSVs are used with the 45nm
technology, 3D designs have longer wirelength than 2D designs. However, when 0.5µm
TSVs are used with 45nmtechnology, the wirelength of the 3D design is about 10% shorter
than that of the 2D design. When 1µmand 0.1µmTSVs are used with the 22nmtechnology,
however, large wirelength reduction is not observed. On theo r hand, when 0.5µm and





































































2D 1 0.1 2D 0.5 0.1
Figure 68. Comparison of the optimized 2D designs and two-die 3D designs (BM1) in45nm, 22nm, and











































































2D 1 0.1 2D 0.5 0.1
Figure 69. Comparison of the optimized 2D designs and two-die 3D designs (BM2) in45nm, 22nm, and
16nm technology. The x-axis shows the technology combination (the first row shows TSV diameter in
µm).
Similar trends are found in BM2 designs too as shown in Figure 69. Above all, 45nm
3D designs have longer wirelength than 2D designs. However,when 1µmand 0.1µmTSVs
are used with the 22nm technology, 9% and 13% wirelength reduction are observed, re-
spectively. Similarly, when 0.5µm and 0.1µm TSVs are used with the 16nm technology,
12% and 15% wirelength reduction are observed, respectively.
Wirelength reduction obtained by moving from 2D ICs to 3D ICs comes mainly from
smaller footprint area. However, wirelength reduction is also dependent on the quality
of the 3D global placement algorithm, the TSV insertion (3D routing) algorithm, TSV
size, and characteristics of benchmarks circuits. Therefore, it is possible to obtain higher
wirelength reduction ratio or vice versa depending on thosefactors. If, however, all other
factors such as the placement algorithm and the TSV insertion algorithm except the TSV
size do not change, the TSV size is the main factor affecting the wirelength. For instance,
in Figure 68, by shrinking the TSV size from 5µm to 0.5µm in the 45nm3D designs, 22%
wirelength reduction is obtained. However, when the TSV size shrinks from 0.5µm to
0.1µm in the 16nm3D designs, almost no wirelength reduction is obtained. This is because
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Table 40. Additional TSV-related statistics. “c.p.” denotes critical path.
BM1
45nm 22nm 16nm
TSV diameter 5µm 0.5µm 1µm 0.1µm 0.5µm 0.1µm
# TSVs in c.p. 1 0 3 4 2 4
BM2
45nm 22nm 16nm
TSV diameter 5µm 0.5µm 1µm 0.1µm 0.5µm 0.1µm
# TSVs in c.p. 0 0 1 2 1 2
0.5µm TSVs are already sufficiently small, so shrinking the TSV size does not lead to
further wirelength reduction.
One thing to note is that 3D designs at then-th generation process node has longer
wirelength than 2D designs at then + 1-th generation process node. Therefore, shrinking
the TSV size is important to reduce the wirelength, but moving to the advanced process
node is also important for wirelength reduction. This also coin ides with the prediction
result presented in [72].
6.4.4 Impact on Performance
Figure 68 shows the critical path delay of 2D and 3D designs for the BM1 benchmark cir-
cuit. As seen in the figure, the critical path delay of a 3D design having longer wirelength
than (or similar wirelength to) its 2D counterpart can be smaller than that of the 2D de-
sign. For example, the wirelength of the 3D design built with5µm TSVs and the 45nm
technology is 15% longer than that of the 2D design, but the critical path delay of the 3D
design is 12% smaller than that of the 2D design. Similar trends are also found in the BM2
benchmark circuit as shown in Figure 69.
One important observation is that the critical path delay of3D designs built with the
n-th generation process node could be smaller than the critical path delay of 2D designs
built with the n + 1-th generation process node. For example, the BM1 3D design built
with 0.1µmTSVs with the 22nmtechnology has approximately 20% smaller delay than the
2D design built with the 16nmtechnology. Similarly, the BM2 3D design built with 0.1µm
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TSVs with the 22nm technology has about 9% smaller delay than the 2D design built with
the 16nm technology.
For more in-depth analysis, the number of TSVs used in the critical paths are presented
in Table 40. If the TSV count is zero, the critical path is a 2D path existing in a single
die. If the TSV count is three, the critical path alternates three times (e.g., die0 – die1 –
die0 – die1) between two dies since all the layouts are two-die designs. Especially, if the
TSV count is zero and the critical path delay is shorter than te critical path delay of its 2D
counterpart design, the shorter critical path delay of the 3D design is primarily due to the
shorter wirelength achieved by the smaller footprint area.On the other hand, if the TSV
count is non-zero, the critical path delay comes from both the smaller footprint area and
the shorter wirelength.
6.4.5 Impact on Power
Figure 68 and Figure 69 show power consumption for BM1 and BM2 benchmark circuits,
respectively. As seen in the figures, moving from 2D ICs to 3D ICsdoes not necessarily
lead to power reduction even if 3D designs have shorter wirelength than 2D designs. The
reason is as follows. Reduction in power consumption by building 3D ICs comes from
smaller dynamic power consumption due to shorter wirelength.4 However, TSV capaci-
tance can essentially be thought of as wire capacitance. Therefor , the total capacitance is
the sum of the total TSV capacitance and the total wire capacitance. This means that the
total TSV capacitance should be less than the reduced wire capacit nce to achieve power
reduction.5 In other words, achievement of power reduction needs smaller TSV capaci-
tance, use of fewer TSVs, and wirelength reduction. However, th e again exist trade-offs
among the number of TSVs, the amount of wirelength reduction, and power consumption.
Inserting fewer TSVs may not reduce the total wirelength as much as expected. Similarly,
4There exist many kinds of 3D integration and some of them (e.g., core-DRAM stacking) provide a huge
amount of power saving by removing long chip-to-chip connections.
5Note that this is a simplified analysis. In reality, the totalpower should be computed in a more sophisti-
cated fashion taking switching activities of nets and gatesinto account.
125
the use of fewer TSVs may not reduce the dynamic power consumption. Inserting more
TSVs, however, may reduce the total wirelength more than 10%to 20% [11], but then the
total TSV capacitance also increases, so the total capacitance could be larger than the total
capacitance of 2D designs.
6.5 Summary
In this chapter, the impact of TSVs on the quality of today andfuture 3D ICs is investigated
using GDSII-level layouts. To generate 3D IC layouts of future 3D IC layouts, 22nm
and 16nmprocess and standard cell libraries are developed based on the ITRS prediction
and downscaling trends of other standard cell libraries andIntel process technology. With
these realistic libraries, today and future 3D IC layouts are generated and their quality is
compared. The simulation results show that 1) footprint area is strongly dependent on the
TSV size, 2) wirelength is also dependent on the TSV size, butif the TSV size is sufficiently
small (0.5µm TSVs for 16nm technology), further shrinking the TSV size does not help
wirelength reduction, 3) critical path delay is strongly dependent on the TSV capacitance,
but footprint area also has a non-negligible effect on critical path delay, and 4) transition
from 2D ICs to 3D ICs does not necessarily lead to less power consumption even when the
TSV capacitance is small.
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CHAPTER 7
TOPOGRAPHY VARIATION IN 3D INTEGRATED CIRCUITS
Topography variation in metal layers is becoming more serious as technology advances
beyond 65nmand 45nm, and as a result, semiconductor manufacturers are putting tighter
metal density rules in their design rule decks. Moreover, itis also required to minimize
the range of metal density1 and the maximum metal density gradient2 because topography
is determined mainly by underlying feature density [73, 74]. In addition, topography is
cumulative so the flatter the topography in lower metal layers is, the better the topographies
of upper metal layers are [75].
In order to improve metal density and achieve uniform density distribution, various
design methodologies have been proposed. The authors of [76] proposed fill insertion as
a post-routing process. The authors of [77] addressed the metal density problem in global
routing. CMP-aware placement was also proposed in [78]. Among all of these techniques,
fill insertion has been widely used to achieve uniform density d stribution. During fill
insertion,fills (dummy metal pieces) are inserted into whitespace in order to not only satisfy
metal density constraints but also improve related densitymetrics.
Meanwhile, three-dimensional integrated circuits (3D ICs)have emerged to resolve the
interconnect bottleneck and improve performance of 2D ICs further. In 3D ICs, cells are
placed in multiple dies, the dies are stacked vertically, and through-silicon vias (TSVs) are
used to connect metal layers of adjacent dies as shown in Figure 70. Since footprint area
of 3D ICs becomes smaller than that of 2D ICs, the total wirelength becomes shorter than
2D ICs, so it is expected that the performance of 3D ICs is betterthan 2D ICs [2, 11, 47].
Via-first-type TSVs, however, are attached to landing pads in the bottommost and the
topmost metal layers as shown in Figure 70. These metal landing pads are usually very
1Range of metal density is defined as the difference between the maximum density and the minimum
density.


















Figure 70. 3D IC designed in two dies (left) and three dies (right) using via-first TSVs and face-to-back
die bonding.
large (see Figure 71), so they cause significant metal density mismatch which will be shown
in the next section.
In this chapter, a 3D global placement algorithm is extendedto improve metal1 density
in 3D ICs. This algorithm improves the range of metal density as well as the maximum
density gradient significantly compared to traditional wirelength-driven placement. In ad-
dition, the impact of the landing size on metal density metrics is also investigated.
7.1 Motivation
7.1.1 Feature Density of 2D and 3D IC Layouts
As mentioned in the previous section, metal1 landing pads are much bigger than the min-
imum feature size. Figure 71 shows an example. The landing pad width in the figure
is 4.14µm but the minimum width of metal1 wire is 65nm which is approximately 63×
smaller. Therefore metal1 density of layout regions containing landing pads is much higher
than other layout regions devoid of landing pads.
To investigate density variations caused by landing pads further, a preliminary simu-
lation is performed on a 2D layout (1300µm× 1300µm). In this simulation, landing pads
are inserted only in one window area ((0,0) to (100µm,100µm)) and metal densities before
and after fill insertion are compared. Figure 72 shows the result. When the number of





Figure 71. Before and after filler insertion. Yellow squaresdenotes TSVs, pink are fillers, and light blue
are M1 wires.
window (DTSV) in which landing pads exist, so it is relatively easy to contr l he density
range over the entire layout by fill insertion. However, as the number of landing pads in
the TSV window increases, the TSV window becomes the maximumdensity window, and
the density range increases almost linearly as the landing pad increases. Therefore, it is
necessary to keep the number of landing pads in one window small or spread landing pads
well.
7.1.2 The Design of 3D ICs
The authors of [11] have proposed two 3D IC design schemes, namely TSV co-placement
and TSV-site. In TSV co-placement scheme, they place TSVs and cells simultaneously so
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Figure 72. Variations of the maximum density and the densityrange in metal1 layer when only one
window contains landing pads (4.14µm× 4.14µm). ‘before’ (or ‘after’) denotes ‘before’ (or ‘after’) fill
insertion, Dmax (or Dmin) denotes the maximum (or minimum) window density, andDTSV denotes the
density of the window containing landing pads.
that they can minimize the total wirelength consisting of wirelength of cell-to-cell connec-
tions, wirelength of cell-to-TSV connections, and wirelength of TSV-to-TSV connections.
In TSV-site scheme, on the other hand, they place TSVs uniformly on the entire layout
area and then place cells. In this case, they need to assign 3Dnets to TSVs to determine
which 3D net uses which TSV. Since the solution set of TSV co-placement scheme contains
that of TSV-site scheme, wirelength of TSV co-placement is shorter than TSV-site scheme.
However, it is expected that TSV-site scheme will have better m tal1 density.
In this chapter, simulations on these two design schemes areincluded too because
they are two extreme placement schemes and our TSV density-driven placement algorithm
stands between them.
7.2 TSV Density-Driven 3D Global Placement
The 3D placement algorithm used in this work is based on the force-directed quadratic
placement algorithm for 3D ICs [73, 11]. In this section, therefo e, the force-directed
quadratic 3D placement algorithm is reviewed and how it is extended for TSV density-
driven 3D placement is presented.
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wirelength-drive placement TSV density-driven placement TSV-site placement
Figure 73. Screen shots of die0 of circuit C2. Dark rectangles are standard cells, and light squares are
metal1 landing pads.
7.2.1 Force-Directed Quadratic 3D Global Placement
The basic principle of force-directed quadratic2D global placement is to apply several
forces to cells and pins, and move cells gradually until the cell occupancy of each global
bin becomes less than a pre-determined number. When the forces a e applied, objective
functions such as quadratic wirelength are minimized.
The authors of [54] suggested three forces for the force-dircted placement. The first
force isnet forcewhich pulls connected cells so that it minimizes the total wirelength. The
second force ismove forcewhich spreads cells out so that it removes cell overlaps. The
third force ishold forcewhich holds cells at the current location so that cells in lowcell
density regions do not move. The sum of the forces is set to zero to minimize wirelength
while removing cell overlaps. This is mathematically expressed as follows:
f = fnet+ fmove+ fhold = 0 (80)
wherefnet, fmove, andfhold are net force, move force, and hold force respectively.
The authors of [11] extended this algorithm so that they can pl ce cells in 3D. They
first use multi-way partitioning to split cells into multiple partitions (dies in 3D ICs). After
partitioning, they place cells and TSVs with the same objectiv function as 2D placement.
However, they compute all the forces for each die separatelybecause cells in different dies
do not overlap.
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7.2.2 TSV Density-Driven 3D Global Placement
Since closely-placed TSVs can cause serious density mismatch in metal1 layer, another
density force focusing on TSVs only, namely TSV density force, is applied. This force is
similar as the move force (fmove) which is actually computed by cell density. TSV density
force is computed as explained below. First, placement density considering TSV density



























































wherexi is the target x-location,x′i is the current x-location, andb
′ is the current bin in
which i-th TSV exists. y-location of i-th TSV is computed in the similar way.
If the TSV density force is computed as above, the final force equation becomes as
follows:
f = fnet+ fmove+ fhold+ fTSV = 0 (84)
wherefTSV is the TSV density force.
Since TSVs are treated as cells during 3D placement to find theoptimal locations of
TSVs, fmove and fhold include TSV density, which is also included infTSV, as well as cell
density during cell density computation. Therefore, several sub-options such as 1) include
TSV and cell densities infmoveandfhold, and 2) include cell density only infmovebut include
TSV and cell densities infhold exist. In order to obtain the best results, all these options
were tried and it was found that including both TSV and cell densities in bothfmove and
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Table 41. Benchmark Circuits. The number of TSVs is based on two-die implementation.
ckt # gates # nets # TSVs # TSVs/ # nets
C1 29,706 29,979 1,035 0.0345
C2 77,234 77,378 675 0.0087
C3 88,401 89,149 1,045 0.0117
C4 103,711 103,946 424 0.0041
C5 109,181 109,415 1745 0.0159
C6 168,943 169,469 114 0.0007
C7 324,490 327,843 1559 0.0048
C8 444,555 483,563 3838 0.0079











































Figure 74.∆D of die0 of WL-driven placement (left), TSV-site placement (middle), and TSV density-
driven placement (right)
fhold generated the best results. This observation is also intuitively understood because 1) if
only the cell density is included infmove, the cell occupancy of a bin fully occupied by cells
and TSVs cannot be reduced, so routing may fail or overlap among cells and TSVs cannot
be removed effectively, and 2)fhold should be balanced withfmove when the density of a bin
is sufficiently low, so iffmove considers cells and TSVs,fhold should also consider cells and
TSVs during density computation.
For better understanding, die0 (the bottommost die in Figure 70) layouts of circuit
C2 designed by wirelength-driven placement, TSV density-driven placement, and TSV-
site placement are shown in Figure 73. The left figure shows the WL-driven placement,
so the TSVs are placed non-uniformly. On the other hand, the middle figure shows the
TSV density-driven placement, so the TSVs are sparsely placed. The right figure shows
uniformly-placed TSVs in TSV-site placement.
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Table 42. Multi-pass metal1 fill insertion parameters.
Parameter Value
Min. fill-to-object distance 0.325µm
The amount of decrement in fill width0.065µm
Offset for staggering 0.130µm
Min. fill-to-fill distance 0.065µm
Max. metal density 75%
Max. length (or width) of a metal fill 3.25µm
Min. metal density 25%
Min. length (or width) of a metal fill 0.065µm
Preferred metal density 35%
Window size (width) 100µm
Window step size 50µm
Table 43. Comparison of minimum and maximum metal1 densities in two-die implementation with 1×
TSV. ‘before (or after)’ denotes ‘before (or after) fill insertion’.
ckt Die
Minimum density Maximum density
WL-driven TSV-site TSV density-driven WL-driven TSV-site TSV density-driven
before after before after before after before after before after before after
C1
die0 32.823% 34.044% 39.770% 39.770% 41.880% 41.880% 46.926% 46.926% 43.991% 43.991% 43.215% 43.215%
die1 18.431% 38.553% 18.498% 36.864% 18.498% 37.611% 18.977% 40.118% 19.321% 39.046% 19.088% 38.633%
C2
die0 27.157% 34.978% 29.548% 38.412% 29.294% 38.429% 35.725% 42.803% 31.304% 41.152% 31.253% 41.664%
die1 22.899% 37.763% 22.999% 37.429% 22.888% 37.837% 23.503% 39.582% 23.613% 39.647% 23.547% 39.779%
C3
die0 20.318% 35.092% 22.795% 39.471% 21.879% 37.162% 36.502% 44.556% 26.605% 43.752% 27.203% 44.158%
die1 16.962% 39.586% 16.967% 39.219% 16.917% 39.407% 19.910% 44.267% 19.943% 42.986% 19.903% 43.935%
C4
die0 23.610% 31.291% 25.447% 33.160% 24.990% 32.171% 36.396% 43.292% 28.689% 39.101% 29.354% 41.114%
die1 22.605% 32.130% 22.728% 31.915% 22.535% 31.828% 25.092% 36.524% 25.189% 37.922% 25.182% 36.305%
C5
die0 32.884% 34.661% 34.597% 39.463% 35.956% 37.858% 43.832% 44.224% 39.738% 41.646% 39.289% 42.580%
die1 22.503% 33.391% 22.657% 33.203% 22.738% 33.398% 24.510% 37.418% 24.737% 36.576% 24.369% 37.364%
C6
die0 23.276% 32.209% 23.438% 32.279% 23.265% 32.566% 29.103% 42.590% 26.434% 37.755% 21.717% 33.671%
die1 21.658% 33.616% 21.703% 32.505% 21.717% 33.671% 25.339% 38.298% 25.088% 38.124% 25.373% 38.494%
C7
die0 18.853% 40.446% 14.470% 40.454% 17.596% 41.140% 32.825% 47.010% 17.687% 50.431% 23.007% 47.173%
die1 16.226% 42.194% 13.466% 42.079% 15.367% 42.012% 18.751% 47.370% 16.208% 49.616% 17.914% 48.227%
C8
die0 23.708% 39.600% 24.987% 41.176% 24.279% 39.599% 36.249% 46.460% 27.616% 46.641% 28.207% 45.818%
die1 21.384% 40.188% 21.408% 39.905% 21.417% 40.052% 22.909% 44.984% 22.984% 45.032% 22.839% 44.734%
Geo. die0 24.869% 35.165% 25.858% 37.884% 26.452% 33.445% 36.823% 44.700% 29.274% 42.891% 29.649% 42.238%
mean die1 20.167% 37.016% 19.761% 36.470% 20.061% 36.819% 36.470% 40.906% 21.904% 40.921% 22.104% 40.752%
7.3 Simulation Results
Eight benchmark circuits obtained from IWLS 2005 benchmark suite [29] and Open-
Cores [79] are used in the simulation. These circuits are listd in Table 41. NCSU 45nm
technology library [80] is also used. The baseline TSV landing pad size (1× TSV) is
4.14µm× 4.14µm, and Table 42 shows our fill insertion parameters.
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Table 44. Comparison of wirelength and metal1 densities in two-die implementation with 1× TSV. D




Range (∆D = Dmax− Dmin) Maximum density gradient
WL-driven TSV-site TSV density-driven WL-driven TSV-site TSV density-driven WL-driven TSV-site TSV density-driven
C1
0.783 0.861 0.812 die0 12.882% 4.221% 1.335% 6.986% 2.906% 0.642%
(1.000) (1.100) (1.037) die1 1.566% 2.182% 1.021% 1.040% 0.982% 0.588%
C2
1.680 1.735 1.718 die0 7.825% 2.739% 3.234% 5.029% 1.194% 1.808%
(1.000) (1.033) (1.023) die1 1.819% 2.219% 1.942% 1.577% 1.949% 1.562%
C3
2.468 2.595 2.558 die0 9.465% 4.528% 6.995% 5.794% 2.121% 3.118%
(1.000) (1.051) (1.036) die1 4.681% 3.767% 4.528% 2.273% 1.799% 1.895%
C4
2.385 2.441 2.456 die0 12.002% 5.941% 8.943% 5.778% 3.021% 4.240%
(1.000) (1.023) (1.030) die1 4.395% 6.001% 4.476% 1.844% 2.733% 2.230%
C5
2.328 2.482 2.413 die0 9.563% 2.184% 4.722% 4.258% 1.341% 2.274%
(1.000) (1.066) (1.037) die1 4.027% 3.373% 3.966% 2.178% 3.137% 2.417%
C6
3.925 3.961 3.881 die0 10.381% 5.476% 7.930% 5.883% 2.173% 4.049%
(1.000) (1.010) (0.989) die1 4.682% 5.619% 4.824% 2.525% 2.236% 2.055%
C7
13.744 15.582 14.050 die0 6.564% 9.978% 6.033% 4.134% 7.627% 3.303%
(1.000) (1.134) (1.022) die1 5.176% 7.537% 6.215% 3.576% 5.317% 3.303%
C8
15.410 16.595 15.599 die0 6.860% 5.465% 6.219% 4.797% 2.229% 3.636%
(1.000) (1.077) (1.012) die1 4.796% 5.126% 4.682% 2.436% 3.194% 2.247%
Geo. 3.326 3.529 3.403 die0 9.197% 4.574% 4.982% 5.258% 2.400% 2.506%
mean (1.000) (1.061) (1.023) die1 3.587% 4.102% 3.497% 2.064% 2.405% 1.832%










































Figure 75. Maximum density gradient of die0 of WL-driven placement (left), TSV-site placement (mid-
dle), and TSV density-driven placement (right)
7.3.1 Metal1 Density Comparison
The first comparison is on the minimum and the maximum metal1 densities before and
after fill insertion to show that the fill insertion tool satisfies the lower (25%) and the up-
per (75%) limits of metal densities and achieves the preferrd density (35%). Table 43
shows the results. As all the ‘after’ columns show, the fill insertion tool satisfies the metal
density limits well for both die0 in which TSVs exist and die1in which TSVs do not exist.
Moreover, final metal densities are close to the preferred metal d nsity (35%). From this ta-
ble, it is observed that metal densities of 3D IC layouts can satisfy lower and upper density
limits after fill insertion even when large landing pads exist. In addition, metal densities
after fill insertion even for the two extreme TSV placement cases (WL-driven placement
and TSV-site placement) satisfy the minimum and the maximumdensity requirements.
Next, metal1 densities of all the benchmark circuits designed i two dies with 1× TSV
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Table 45. Critical path delay, power, and the number of fills.
ckt
Critical path delay (ns) Power (W) # fills
WL-driven TSV-site TSV density-driven WL-driven TSV-site TSV density-driven Die WL-driven TSV-site TSV density-driven
C1 6.10 5.68 5.51 0.0343 0.0345 0.0342
die0 2, 537 0 0
die1 22, 465 24, 750 25, 399
C2 4.80 5.15 4.65 0.166 0.165 0.166
die0 33, 351 36, 056 33, 150
die1 41, 404 41, 043 40, 842
C3 4.48 4.49 4.44 0.121 0.135 0.119
die0 57, 139 64, 332 60, 792
die1 80, 152 81, 760 82, 192
C4 2.29 2.88 2.72 0.165 0.165 0.165
die0 42, 561 46, 677 44, 654
die1 49, 032 49, 580 49, 116
C5 1.90 2.13 1.78 0.371 0.368 0.367
die0 15, 397 19, 674 16, 740
die1 55, 480 57, 766 56, 815
C6 2.84 3.85 3.06 0.284 0.285 0.284
die0 77, 774 76, 574 78, 231
die1 83, 204 84, 069 84, 654
C7 6.41 5.98 5.27 1.194 1.120 1.196
die0 327, 859 390, 706 342, 453
die1 342, 065 396, 116 357, 603
C8 63.31 62.22 63.46 2.508 2.590 2.626
die0 254, 218 270, 061 265, 014
die1 306, 681 324, 871 317, 980
are compared. In this two-die implementation,die0contains TSVs as well as cells butdie1
contains only cells as shown in Figure 70. Table 44 shows the density results.
Comparing∆D which is the difference between the maximum density and the minimum
density, it is observed that WL-driven placement has the worst density range compared to
TSV density-driven placement or TSV-site placement in die0. The geometric mean of
∆D of WL-driven placement is about 9.197% whereas that of TSV density-driven place-
ment is 4.982% and that of TSV-site placement 4.574%. Similarly, the maximum gradient,
which is the maximum difference between densities of two adjacent windows, of WL-
driven is worse than TSV density-driven or TSV-site placement. The geometric mean of
the maximum density gradient of WL-driven placement is 5.258% but that of TSV density-
driven placement is 2.506% and that of TSV-site placement is 2.400% in die0. Therefore,
uniformly-placed TSVs improve metal1 densities significantly.
However, metal1 density in die1 shows different trends because die1 does not contain
landing pads in metal1 layer. As the table shows, the geometric mean of density range or the
maximum density gradient of WL-driven placement is similar to that of TSV density-driven
or TSV-site placement. Therefore, TSV density-driven placement (or TSV-site placement)
achieves better metal1 density than WL-driven placement when landing pads exist and
similar metal1 density as WL-driven placement when landing pads do not exist.
The reason that∆D of TSV density-driven placement is similar as that of WL-driven
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placement for big circuits such as C7 and C8 is that few TSVs are spread over large layout
area, so the impact of landing pads on∆D becomes smaller. On the other hand, if there
are many TSVs (C1 and C5) compared to its layout area, TSV density-driven placement
outperforms WL-driven placement with respect to metal1 density. In addition, TSV-site
shows the best∆D results, but∆D of TSV density-driven placement is close to that of
TSV-site placement.
7.3.2 Wirelength Comparison
WL-driven placement has three basic forces (net force, hold force, and move force). How-
ever, one more force is added in TSV density-driven placement, and TSVs are pre-placed
uniformly in TSV-site placement, thus the wirelength of TSVdensity-driven placement
or TSV-site placement is expected to be longer than WL-drivenplacement. Table 44
also shows wirelength comparison. The average wirelength of WL-driven placement is
3.326mmwhile that of TSV density-driven placement is 3.403mmwhich is 2.3% longer
than WL-driven placement. On the other hand, the average wirelength of TSV-site place-
ment is 3.529mmwhich is 6.1% longer than WL-driven placement. Therefore, TSV density-
driven placement improves metal1 density significantly (approximately two times better
than WL-driven placement with respect to both∆D and the maximum gradient, and very
comparable to TSV-site placement) with just 2.3% wirelength overhead. Moreover, wire-
length overhead of TSV density-driven placement remains betwe n 1.2% and 3.7% but the
improvement in metal density is huge (2× to 9×). On the other hand, wirelength overhead
of TSV-site placement is between 1.0% and 13.4% which is much worse than TSV density-
driven placement. As a result, TSV density-driven placement is comparable to TSV-site
placement with respect to metal1 density and comparable to WL-driven placement with
respect to wirelength.
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7.3.3 Impact of Landing Pad Size
Since the landing pad size affects metal1 density significantly, the impact of landing pad
size on density metrics is also investigated. Figure 74 show∆D for all the circuits when the
landing pad size is 0.5× (2.07×2.07µm2), 1× (4.14×4.14µm2), and 1.5× (6.21×6.21µm2). In
general,∆D increases as the landing pad size goes up in WL-driven placement. However,
∆D decreases in some cases as the landing pad size increases as shown in TSV density-
driven or TSV-site placement cases. Therefore, larger TSV landing pad size does not al-
ways lead to worse∆D. This is mainly because fill insertion can somehow increase the
minimum density to decrease∆D if TSVs are spread out sufficiently. Similarly, maximum
density gradient does not always increase as the landing padsize goes up as shown in
Figure 75.
7.3.4 Timing and Power Comparison
Timing and power analysis is conducted using Synopsys PrimeTi e and the results are
shown in Table 45. Critical path delay of WL-driven placement is smaller than other two
placements in C4, C5, and C6. On the other hand, TSV density-driven placement has
smaller critical path delay than other two placements in C1, C2, C3, C5, and C7. Since
all the placement algorithms are not timing-driven, TSV density-driven placement is not
always better than WL-driven or TSV-site placement with respect to timing, but 2.3% wire-
length overhead of TSV density-driven placement does not lead to worse critical path delay.
On the other hand, power is almost same for all the three placement algorithms. Since
gate delays are almost similar for all of them, the additional power consumption comes
from interconnect power. However, wirelength overhead of TSV density-driven or TSV-
site placement is approximately 1% to 13%, so the total powerconsumption is almost same
for all the cases.
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7.3.5 Number of Fills
The number of fills is also an important metric for fill insertion because too many fills
inserted in a design can increase the data volume and RC extraction time significantly.
Therefore, the number of fills are reported in Table 45.
The fill counts for all three placement styles are almost sameexc pt C1 as shown in
the table. In case of die0 of C1, the minimum and maximum densiti s already satisfy the
density requirements so the fill insertion tool does not insert any fills.
7.4 Summary
In this chapter, topography variation of 3D ICs is investigated. TSV landing pads are
typically large, so TSVs inserted inside the core area couldresult in serious metal den-
sity mismatch. In order to reduce topography variation in 3DICs, a 3D global placement
algorithm is extended to a TSV density-driven 3D global placement algorithm. In the algo-
rithm, a new force acting only on TSVs is added to spread TSVs out with little wirelength
overhead. In the simulation results, 1.86× improvement in the range of metal1 density
and 2.10× improvement in the maximum metal1 density gradient are achieved compared
to wirelength-driven placement. Wirelength overhead of the extended placement algorithm
is just 2.3%, which is almost negligible. On the other hand, wirelength overhead of the
TSV-site placement is much higher than the TSV density-driven placement. Therefore,
TSV density-driven placement achieves short wirelength comparable to wirelength-driven
placement and small metal density variation comparable to TSV-site placement. The im-
pact of landing pad size on metal1 density is also presented.The metal1 density range and
the maximum density gradient of wirelength-driven placement become worse as the land-
ing pad size increases. Those of TSV density-driven placement also increase as the landing
pad size increased, but this is observed only when few TSVs exist in the layouts. In sum-
mary, the TSV density-driven placement has much better metal1 density characteristics




Three-dimensional integrated circuits (3D ICs) are expected to be a breakthrough technol-
ogy for high performance computing, heterogeneous integraion, low power ICs, extremely
small devices, and so on. Since previous prediction models and design methodologies and
algorithms for 3D ICs have not taken signal through-silicon vias (TSVs) into account, this
work has developed more accurate prediction models for 3D ICs, and proposed and im-
plemented design methodologies and algorithms that take TSVs into account. This thesis
presents the following:
• A TSV-aware wirelength, delay, and power prediction model for gate-level 3D ICs.
• A TSV-aware wirelength prediction model for block-level 3DICs.
• Analytical models of TSV capacitive coupling in 3D ICs.
• Design methodologies and algorithms for gate-level 3D ICs.
• Design methodologies and algorithms for block-level 3D ICs.
• A study on the impact of TSVs on the quality of 3D ICs.
• Topography variation in 3D ICs.
The TSV-aware interconnect prediction model presented in this dissertation is more accu-
rate than other prediction models and relates area, wirelength, TSV count, and TSV size.
The analytical models of TSV capacitive coupling provide fast estimation of TSV coupling
capacitance. Since the computation time of these models is almost negligible, the mod-
els are suitable for use in design steps such as floorplanningand global placement, both
of which require fast estimation of TSV capacitances for rough timing optimization. The
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design methodologies and algorithms for gate- and block-level 3D ICs show that they gen-
erate DRC-clean 3D IC layouts with a reasonable number of TSVs.The study pertaining
to the impact of TSVs on the quality of 3D ICs investigates and compares the quality of
3D ICs built with various device and TSV technologies. It alsopr vides guidelines on the
maximum TSV size and capacitance for each device technology. The study of topography
variation presents the impact of metal landing pads on the topography variation of 3D ICs.
To minimize such variation, a technique applied to the force-dir cted quadratic placement
algorithm is also proposed.
Despite the many contributions of this research, its limitations that call for further in-
vestigation must be addressed. For one, the interconnect prdiction model assumes that
TSVs are placed uniformly on the layout. Since TSVs can also be placed non-uniformly,
more accurate prediction models should to take non-uniformly-placed TSVs into account.
In addition, more realistic buffer insertion methodologies such as dynamic programming-
based buffer insertion algorithms should be used to predict delay and power more accu-
rately. Since the TSV coupling capacitance models are not highly accurate, to decrease
error, the models must be improved. Although current methodologies and algorithms for
the design of gate- and block-level 3D ICs are workable, they must be more sophisticated
and effective. For instance, the block-level 3D IC design methodolgy estimates TSV lo-
cations regardless of the existing whitespace locations, and then assigns the estimated TSV
locations to nearby whitespace. Therefore, TSV insertion algorithms that account for exist-
ing whitespace may be more eff ctive than the TSV insertion algorithms presented in this
dissertation.
Future research pertaining to 3D ICs could follow several interesting directions. Al-
though nearly all of the work in this dissertation uses via-first TSVs, via-last TSVs can also
be used to build 3D ICs. If fabricating different types of TSVs in a single die becomes
possible, it would be interesting to develop design methodologies and algorithms for the
simultaneous planning of different types of TSVs in the design of 3D ICs. 3D placement,
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3D routing, and TSV insertion are also challenging researcheas. One important research
question is when TSVs should be inserted because it relates to design algorithms such as
3D placement and routing as well as design methodologies. With the development of ef-
fective design methodologies and physical design algorithms, 3D ICs should provide much
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